Warning: file_get_contents(https://raw.githubusercontent.com/Den1xxx/Filemanager/master/languages/ru.json): failed to open stream: HTTP request failed! HTTP/1.1 404 Not Found in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 88

Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 215

Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 216

Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 217

Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 218

Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 219

Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 220
ELF(44 ((ss 88CFGL0D#default_process-pakala-1.0-adsp.dtbE #charger_process-pakala-1.0-adsp.dtbN!audio_process-pakala-1.0-adsp.dtb]h qsh_process-pakala-1.0-adsp.dtb$jois_process-pakala-1.0-adsp.dtbrH 0default_process-pakala-qrd-1.0-adsp-overlay.dtbo D08(Al qcom,pakala qcom,pakala aliases,/soc/spmi_bus@c4000006/soc/spmi_bus@c431000soc @Oclock-controller@100000qcom,gcc-pakalaqcom,cc-pakalaH 0@P`p/B/BLGCC_GPLL0_CM_PLL_TAYCAN_COMMONGCC_GPLL1_CM_PLL_TAYCAN_COMMONGCC_GPLL2_CM_PLL_TAYCAN_COMMONGCC_GPLL3_CM_PLL_TAYCAN_COMMONGCC_GPLL4_CM_PLL_TAYCAN_COMMONGCC_GPLL5_CM_PLL_TAYCAN_COMMONGCC_GPLL6_CM_PLL_TAYCAN_COMMONGCC_GPLL7_CM_PLL_TAYCAN_COMMONGCC_GPLL8_CM_PLL_TAYCAN_COMMONGCC_GPLL9_CM_PLL_TAYCAN_COMMONGCC_JBIST_CM_PLL_JBIST4_COMMONGCC_AHB2PHY_SWMANGCC_AHB2PHY_BROADCAST_SWMANGCC_CLK_CTL_REGGCC_RPU_RPUQ7_200_CL36L12_LEGCC_RPU_XPU4V@clock-controller@1f40000(qcom,lpass_aon_cc-pakalaqcom,cc-pakalaPH  `p&4LTCSR_TCSR_REGSLPASS_QDSP6SS_PUBLPASS_QDSP6SS_QDSP6SS_QDSP6SSV79_CORE_CC_SWILPASS_QDSP6SS_PLL_PLL_CM_PLL_TAYCAN_COMMONLPASS_QDSP6SS_QDSP6SSV79_CORE_CC_REGLPASS_AON_CC_PLL_CM_PLL_TAYCAN_COMMONLPASS_AON_CC_AHB2PHY_SWMANLPASS_AON_CC_AHB2PHY_BROADCAST_SWMANLPASS_AON_CC_LPASS_AON_CC_REGLPASS_LPI_TCM_REGV@Pclock-controller@7700000+qcom,lpass_aon_mx_cc-pakalaqcom,cc-pakala Hpp`pppLLPASS_AON_MX_CC_RO_PLL_CM_PLL_PONGO_COMMONLPASS_AON_MX_CC_AHB2PHY_SWMANLPASS_AON_MX_CC_AHB2PHY_BROADCAST_SWMANLPASS_AON_MX_CC_LPASS_AON_MX_CC_REGV@Qclock-controller@6bc0000*qcom,lpass_audio_cc-pakalaqcom,cc-pakala0H `pLLPASS_AUDIO_CC_PLL_CM_PLL_ZONDA_COMMONLPASS_AUDIO_CC_DIG_PLL_CM_PLL_TAYCAN_COMMONLPASS_AUDIO_CC_LCC_PLL_CM_PLL_JBIST4_COMMONLPASS_AUDIO_CC_AHB2PHY_SWMANLPASS_AUDIO_CC_AHB2PHY_BROADCAST_SWMANLPASS_AUDIO_CC_LPASS_AUDIO_CC_REGV@Rclock-controller@7b00000)qcom,lpass_core_cc-pakalaqcom,cc-pakala0H`p0LLPASS_LPASS_CORE_CC_DIG_PLL_LPASS_CORE_CC_DIG_PLL_CM_PLL_TAYCAN_COMMONLPASS_LPASS_CORE_CC_LPASS_CORE_CC_AHB2PHY_SWMANLPASS_LPASS_CORE_CC_LPASS_CORE_CC_AHB2PHY_BROADCAST_SWMANLPASS_LPASS_CORE_CC_LPASS_CORE_CC_LPASS_CORE_CC_REGLPASS_HW_AF_CORELPASS_CORE_GDSCV@Sclock-controller@6e40000*qcom,lpass_lpmla_cc-pakalaqcom,cc-pakala H`p@LLPASS_LPMLA_CC_DIG_PLL_CM_PLL_TAYCAN_COMMONLPASS_LPMLA_CC_AHB2PHY_SWMANLPASS_LPMLA_CC_AHB2PHY_BROADCAST_SWMANLPASS_LPMLA_CC_LPASS_LPMLA_CC_REGV@Tclock-controller@7a00000qcom,scc-pakalaqcom,cc-pakalaHLSSC_SCC_SCC_SCC_REGV@}cesta@7213000'qcom,lpass_cesta-pakalaqcom,cc-pakala(H!0!4!8 !X!_@LLPASS_CRMBLPASS_CRMB_PTLPASS_CRMCLPASS_CRMVLPASS_CRM_COMMON@Uglink qcom,glinkproc-infocxport-smem-configedge-01ht@~ N edge-02ht@~ N edge-03ht@~ N xport-qmp-configedge-01 aop_adsprpmh ipc_routerqcom,ipc_routerproc-infoadsp!devcfg-glink-xalsedge-01$SMEMapss.IPCRTR6>G R edge-02$SMEMmpss.IPCRTR6>G R devcfg-mhi-xalsedge-01$MHIwpssZ2e3smp2p qcom,smp2pproc-infoadsppxsmp2p-interruptsintr-01intr-02smem qcom,smem CORE_TOP_CSR  0 @ @pinctrl@f100000!qcom,pakala-pinctrlqcom,pinctrlH!@Vqup2_se0_l0 @!ibi_i3c_qup2_se0_sda @Wqup2_se0_l1 @"ibi_i3c_qup2_se0_scl @Xqup2_se0_l2 @#qup2_se0_l3 @$qup2_se1_l0 @%ibi_i3c_qup2_se1_sda @Yqup2_se1_l1 @&ibi_i3c_qup2_se1_scl @Zqup2_se1_l2 @'qup2_se1_l3 @(qup2_se2_l0 @)ibi_i3c_qup2_se2_sda @[qup2_se2_l1 @*ibi_i3c_qup2_se2_scl @\qup2_se2_l2 @+qup2_se3_l0 @-ibi_i3c_qup2_se3_sda @]qup2_se2_l6 @^qup2_se3_l1 @.ibi_i3c_qup2_se3_scl @_qup2_se2_l4 @`qup2_se3_l2 @/qup2_se2_l3 @,qup2_se3_l3 @0qup2_se2_l5 @aqup2_se4_l0 @1qup2_se4_l1 @2qup2_se4_l2 @3qup2_se4_l3 @4qup2_se5_l0 @5qup2_se5_l1 @6qup2_se5_l2 @7qup2_se5_l3 @8qup2_se5_l6 @bqup2_se6_l0 @9qup2_se6_l1 @:qup2_se6_l2 @;qup2_se6_l3 @<qup2_se7_l0 @=ibi_i3c_qup2_se7_sda @cqup2_se7_l1 @>ibi_i3c_qup2_se7_scl @dqup2_se7_l2 @?qup2_se7_l3 @@qup1_se0_l0 @ibi_i3c_qup1_se0_sda @equp1_se0_l1 !@ibi_i3c_qup1_se0_scl !@fqup1_se0_l2 "@qup1_se0_l3 #@qup1_se1_l0 $@ibi_i3c_qup1_se1_sda $@gqup1_se1_l1 %@ibi_i3c_qup1_se1_scl %@hqup1_se1_l2 &@qup1_se1_l3 '@qup1_se2_l0 (@ qup1_se2_l1 )@ qup1_se2_l2 *@ qup1_se2_l3 +@ qup1_se3_l0 ,@ qup1_se3_l1 -@qup1_se3_l2 .@qup1_se3_l3 /@qup1_se4_l0 0@ibi_i3c_qup1_se4_sda 0@iqup1_se4_l1 1@ibi_i3c_qup1_se4_scl 1@jqup1_se4_l2 2@qup1_se4_l3 3@qup1_se5_l0 4@qup1_se5_l1 5@qup1_se5_l2 6@qup1_se5_l3 7@qup1_se6_l0 8@qup1_se6_l1 9@qup1_se6_l2 :@qup1_se6_l3 ;@qup1_se7_l0 <@qup1_se7_l1 =@qup1_se7_l2 >@qup1_se7_l3 ?@ qup1_se2_l4 @kqup1_se2_l5 @lqup1_se2_l6 @mtop_qup1_se0_i2c_active  @top_qup1_se0_i2c_sleep@top_qup1_se0_spi_active XXXX@top_qup1_se0_spi_sleep !!!!@top_qup1_se0_uart_active @top_qup1_se0_uart_sleep @top_qup1_se1_i2c_active  @top_qup1_se1_i2c_sleep@top_qup1_se1_spi_active XXXX@top_qup1_se1_spi_sleep !!!!@top_qup1_se1_uart_active @top_qup1_se1_uart_sleep @top_qup1_se2_i2c_active   @top_qup1_se2_i2c_sleep  @top_qup1_se2_spi_active  X X X X@top_qup1_se2_spi_sleep  ! ! ! !@top_qup1_se2_uart_active     @top_qup1_se2_uart_sleep     @top_qup1_se3_i2c_active   @top_qup1_se3_i2c_sleep @top_qup1_se3_spi_active  XXXX@top_qup1_se3_spi_sleep  !!!!@top_qup1_se3_uart_active  @top_qup1_se3_uart_sleep  @top_qup1_se4_i2c_active  @top_qup1_se4_i2c_sleep@top_qup1_se4_spi_active XXXX@top_qup1_se4_spi_sleep !!!!@top_qup1_se4_uart_active @ top_qup1_se4_uart_sleep @ top_qup1_se5_i2c_active  @ top_qup1_se5_i2c_sleep@ top_qup1_se5_spi_active XXXX@ top_qup1_se5_spi_sleep !!!!@top_qup1_se5_uart_active @top_qup1_se5_uart_sleep @top_qup1_se6_i2c_active  @top_qup1_se6_i2c_sleep@top_qup1_se6_spi_active XXXX@top_qup1_se6_spi_sleep !!!!@top_qup1_se6_uart_active @top_qup1_se6_uart_sleep @top_qup1_se7_i2c_active  @top_qup1_se7_i2c_sleep@top_qup1_se7_spi_active XXX X@top_qup1_se7_spi_sleep !!! !@top_qup1_se7_uart_active  @top_qup1_se7_uart_sleep  @top_qup2_se0_i2c_active! " @top_qup2_se0_i2c_sleep!"@top_qup2_se0_spi_active !X"X#X$X@top_qup2_se0_spi_sleep !!"!#!$!@ top_qup2_se0_uart_active !"#$@!top_qup2_se0_uart_sleep !"#$@"top_qup2_se1_i2c_active% & @#top_qup2_se1_i2c_sleep%&@$top_qup2_se1_spi_active %X&X'X(X@%top_qup2_se1_spi_sleep %!&!'!(!@&top_qup2_se1_uart_active %&'(@'top_qup2_se1_uart_sleep %&'(@(top_qup2_se2_i2c_active) * @)top_qup2_se2_i2c_sleep)*@*top_qup2_se2_spi_active )X*X+X,X@+top_qup2_se2_spi_sleep )!*!+!,!@,top_qup2_se2_uart_active )*+,@-top_qup2_se2_uart_sleep )*+,@.top_qup2_se3_i2c_active- . @/top_qup2_se3_i2c_sleep-.@0top_qup2_se3_spi_active -X.X/X0X@1top_qup2_se3_spi_sleep -!.!/!0!@2top_qup2_se3_uart_active -./0@3top_qup2_se3_uart_sleep -./0@4top_qup2_se4_i2c_active1 2 @5top_qup2_se4_i2c_sleep12@6top_qup2_se4_spi_active 1X2X3X4X@7top_qup2_se4_spi_sleep 1!2!3!4!@8top_qup2_se4_uart_active 1234@9top_qup2_se4_uart_sleep 1234@:top_qup2_se5_i2c_active5 6 @;top_qup2_se5_i2c_sleep56@<top_qup2_se5_spi_active 5X6X7X8X@=top_qup2_se5_spi_sleep 5!6!7!8!@>top_qup2_se5_uart_active 5678@?top_qup2_se5_uart_sleep 5678@@top_qup2_se6_i2c_active9 : @Atop_qup2_se6_i2c_sleep9:@Btop_qup2_se6_spi_active 9X:X;X<X@Ctop_qup2_se6_spi_sleep 9!:!;!<!@Dtop_qup2_se6_uart_active 9:;<@Etop_qup2_se6_uart_sleep 9:;<@Ftop_qup2_se7_i2c_active= > @Gtop_qup2_se7_i2c_sleep=>@Htop_qup2_se7_spi_active =X>X?X@X@Itop_qup2_se7_spi_sleep =!>!?!@!@Jtop_qup2_se7_uart_active =>?@@Ktop_qup2_se7_uart_sleep =>?@@Lpinctrl@7760000!qcom,pakala-pinctrlqcom,pinctrlHv!\EEEEEEEEEEEEEEEEEEEEEEE@nslimbus_clk @Aslimbus_data @Bslimbus_default_gpio_cfgA!B!@Mpinctrl@75C0000!qcom,pakala-pinctrlqcom,pinctrlH\-!aaEEaaaaaaEEEEIEQQEEQQQQEEEEEEEEEEEEEEEEEEEEE@ossc_qupv3_se0_0 @Cssc_qupv3_se0_1 @Dssc_qupv3_se1_0 @Essc_qupv3_se1_1 @Fssc_qupv3_se2_0 @Issc_qupv3_se2_1 @Jssc_qupv3_se2_2 @Kssc_qupv3_se4_4 @pssc_qupv3_se2_3 @Lssc_qupv3_se4_5 @qssc_qupv3_se3_0 @Mssc_qupv3_se2_4 @rssc_qupv3_se3_1 @Nssc_qupv3_se2_5 @sssc_qupv3_se4_0 @Ossc_qupv3_se4_1 @Pssc_qupv3_se4_2 @Qssc_qupv3_se4_3 @Rssc_qupv3_se5_2 @Ussc_qupv3_se5_0 @Sssc_qupv3_se1_2 @Gssc_qupv3_se5_3 @Vssc_qupv3_se5_1 @Tssc_qupv3_se1_3 @Hssc_qupv3_se6_0 @Wssc_qupv3_se6_2 @Yssc_qupv3_se10_2 @essc_qupv3_se6_1 @Xssc_qupv3_se6_3 @Zssc_qupv3_se10_3 @fssc_qupv3_se7_2 @]ssc_qupv3_se7_0 @[ssc_qupv3_se7_3 @^ssc_qupv3_se7_1 @\ssc_qupv3_se8_0 @_ssc_qupv3_se8_1 @`ssc_qupv3_se9_0 @assc_qupv3_se9_1 @bssc_qupv3_se10_0 @cssc_qupv3_se10_1 @dssc_qupv3_se11_0 @gssc_qupv3_se11_1 @hssc_qupv3_se11_2 @issc_qupv3_se11_3 @jssc_qupv3_se12_0 @kssc_qupv3_se12_1 @lssc_qupv3_se13_0 @mssc_qupv3_se13_1 !@nssc_qupv3_se13_2 "@ossc_qupv3_se13_3 #@pssc_qupv3_se14_0 $@qssc_qupv3_se14_1 %@rqup_ssc0_i2c_activeC D @qup_ssc0_i2c_sleepCD@qup_ssc0_i3c_activeC D @qup_ssc0_i3c_sleepC!D!@qup_ssc0_i3c_ibi_activeC D @qup_ssc0_i3c_ibi_sleepC!D!@qup_ssc1_i2c_activeE F @qup_ssc1_i2c_sleepEF@qup_ssc1_i3c_activeE F @qup_ssc1_i3c_sleepE!F!@qup_ssc1_i3c_ibi_activeE F @qup_ssc1_i3c_ibi_sleepE!F!@qup_ssc1_spi_active EXFXGXHX@qup_ssc1_spi_sleep E!F!G!H!@qup_ssc1_uart_active EFGH@qup_ssc1_uart_sleep EFGH@qup_ssc2_i2c_activeI J @qup_ssc2_i2c_sleepIJ@qup_ssc2_i3c_activeI J @qup_ssc2_i3c_sleepI!J!@qup_ssc2_i3c_ibi_activeI J @qup_ssc2_i3c_ibi_sleepI!J!@qup_ssc2_spi_active IXJXKXLX@qup_ssc2_spi_sleep I!J!K!L!@qup_ssc2_uart_active IJKL@qup_ssc2_uart_sleep IJKL@qup_ssc3_i2c_activeM N @qup_ssc3_i2c_sleepM!N!@qup_ssc3_i3c_activeM N @qup_ssc3_i3c_sleepM!N!@qup_ssc3_i3c_ibi_activeM N @qup_ssc3_i3c_ibi_sleepM!N!@qup_ssc4_i2c_activeO P @qup_ssc4_i2c_sleepOP@qup_ssc4_spi_active OXPXQXRX@qup_ssc4_spi_sleep O!P!Q!R!@qup_ssc4_uart_active OPQR@qup_ssc4_uart_sleep OPQR@qup_ssc5_i2c_activeS T @qup_ssc5_i2c_sleepST@qup_ssc5_i3c_activeS T @qup_ssc5_i3c_sleepS!T!@qup_ssc5_i3c_ibi_activeS T @qup_ssc5_i3c_ibi_sleepS!T!@qup_ssc5_uart_active STUV@qup_ssc5_uart_sleep S TU V@qup_ssc6_i2c_activeW X @qup_ssc6_i2c_sleepWX@qup_ssc6_i3c_activeW X @qup_ssc6_i3c_sleepW!X!@qup_ssc6_i3c_ibi_activeW X @qup_ssc6_i3c_ibi_sleepW!X!@qup_ssc6_uart_active WXYZ@qup_ssc6_uart_sleep W XY Z@qup_ssc7_i2c_active[ \ @qup_ssc7_i2c_sleep[\@qup_ssc7_uart_active [\]^@qup_ssc7_uart_sleep [\]^@qup_ssc8_i2c_active_ ` @qup_ssc8_i2c_sleep_`@qup_ssc8_i3c_active_ ` @qup_ssc8_i3c_sleep_!`!@qup_ssc8_i3c_ibi_active_ ` @qup_ssc8_i3c_ibi_sleep_!`!@qup_ssc9_i2c_activea b @qup_ssc9_i2c_sleepab@qup_ssc9_i3c_activea b @qup_ssc9_i3c_sleepa!b!@qup_ssc9_i3c_ibi_activea b @qup_ssc9_i3c_ibi_sleepa!b!@qup_ssc10_i2c_activec d @qup_ssc10_i2c_sleepcd@qup_ssc10_spi_active cXdXeXfX@qup_ssc10_spi_sleep c!d!e!f!@qup_ssc10_uart_active cdef@qup_ssc10_uart_sleep cdef@qup_ssc11_i2c_activeg h @qup_ssc11_i2c_sleepgh@qup_ssc11_spi_active gXhXiXjX@qup_ssc11_spi_sleep g!h!i!j!@qup_ssc11_uart_active ghij@qup_ssc11_uart_sleep ghij@qup_ssc12_i2c_activek l @qup_ssc12_i2c_sleepkl@qup_ssc13_i2c_activem n @qup_ssc13_i2c_sleepmn@qup_ssc13_i3c_activem n @qup_ssc13_i3c_sleepm!n!@qup_ssc13_i3c_ibi_activem n @qup_ssc13_i3c_ibi_sleepm!n!@qup_ssc13_spi_active mXnXoXpX@qup_ssc13_spi_sleep m!n!o!p!@qup_ssc13_uart_active mnop@qup_ssc13_uart_sleep mnop@qup_ssc14_i2c_activeq r @qup_ssc14_i2c_sleepqr@qup_ssc14_i3c_activeq r @qup_ssc14_i3c_sleepq!r!@qup_ssc14_i3c_ibi_activeq r @qup_ssc14_i3c_ibi_sleepq!r!@timetick timer@68a2000qcom,timetickH  )SystemTimer4$?I@ttimer@68a3000qcom,timetickH0 )WakeUpTimer4$?I@uspmi_bus@c400000qcom,spmi-pmic-arbH @P pmk8550@0qcom,spmi-pmicH @vspmi-vadc@92qcom,spmi-vadcHYgkotxsvadc_ch_cfgVPH_PWRVPH_PWRVBATTVBATTVBATT_2S VBATT_2SVBATT_2S_MID VBATT_2S_MIDCHG_TEMP CHG_TEMPBATT_THERM BATT_THERMDBATT_THERM_PU_10KBATT_THERM_PU_10K$'BATT_THERM_PU_400KBATT_THERM_PU_400KdBATT_ID_OHMS BATT_ID_OHMSEBATT_ID_OHMS_PU_10KBATT_ID_OHMS_PU_10K%'BATT_ID_OHMS_PU_400KBATT_ID_OHMS_PU_400KeCONN_THERM_PM_07CONN_THERM_PM_07GUSB_SNS_V_MV USB_SNS_V_MVUSB_IN_I_MA_PM_07USB_IN_I_MA_PM_07VIN_MUXVIN_MUXIBATT_MA IBATT_MAIBATT2_MA IBATT2_MABATT2_THERM BATT2_THERMLBATT2_THERM_PU_10KBATT2_THERM_PU_10K,'BATT2_THERM_PU_400KBATT2_THERM_PU_400KlBATT2_ID_OHMSBATT2_ID_OHMSKBATT2_ID_OHMS_PU_10KBATT2_ID_OHMS_PU_10K+'BATT2_ID_OHMS_PU_400KBATT2_ID_OHMS_PU_400KkUSBC_MUX_OPENUSBC_MUX_OPENUSBC_MUX_10K USBC_MUX_10K3 'USBC_MUX_100KUSBC_MUX_100KS USBC_MUX_400KUSBC_MUX_400Ks WLS_THERM WLS_THERMMICHG_SMB_SMB_AICHG_SMB_SMB_A()ICHG_SMB_SMB_BICHG_SMB_SMB_B()IIN_SMB_SMB_AIIN_SMB_SMB_A()IIN_SMB_SMB_BIIN_SMB_SMB_B()SMB_TEMP_I_SMB_ASMB_TEMP_I_SMB_ASMB_TEMP_I_SMB_BSMB_TEMP_I_SMB_Bvadc-avg-chgpio-mapsid7_amux4_gpio sid7_amux2_gpiosid7_amux3_gpiotherm_table@stherm_tb1@x- $R Ȩ (l m%1z %*5`/4 9>CiHVMG|R;`W18\)ha"fLkp"u z \  therm_tb2X$@8 (ѐHjL*h x 4ƨ 0 `b \ ( MHvadc_ibatt_tbNN usbin_i_tbSchg_temp_tbŀSpsmb_itemp_tb$S+smb_vtemp_tbSIichg_fb_tb9S-vadctm_meas_cfgVPH_PWRVPH_PWR 'VBATTVBATT VBATT_2S VBATT_2S 'pm8550@1qcom,spmi-pmicH pm8550ve@3qcom,spmi-pmicH luminous@4qcom,spmi-pmicH pm8550vs@5qcom,spmi-pmicH pm8550ve@6qcom,spmi-pmicH pm8750bh@7qcom,spmi-pmicH pm8550ve@8qcom,spmi-pmicH pm8550vs@9qcom,spmi-pmicH  pmr735d@aqcom,spmi-pmicH  pm8010@cqcom,spmi-pmicH  pm8010@dqcom,spmi-pmicH  spmi_bus@c431000qcom,spmi-pmic-arbH CP cxstmtrace@37000000qcom,stmtraceH7) 3lpistmtrace@7100000qcom,stmtraceH) 3@cxstmcfg@10002000 qcom,stmcfgH =Blpistmcfg@10B43000 qcom,stmcfgH0=Bcxetb@10B05000 qcom,tmcHPlpietb@10B45000 qcom,tmcHPqdssNtYiutrvvtwvtwvtwvtwvtvtvtvtvtvtt0   L L !_!_ %2funnel@10041000 qcom,tfunnelH@ufunnel@10B04000 qcom,tfunnelH@@tfunnel@10B44000 qcom,tfunnelH@@vfunnel@10B50000 qcom,tfunnelH@wtpdm@10B46000 qcom,tpdmH`?lpassxIStpdm@10B52000 qcom,tpdmH  ?lpi_rsccyIS[tpdm@10B54000 qcom,tpdmH@ ?lpi_audiozIStpdm@10B34000 qcom,tpdmH@?ddr_lpi{IStpda@10B47000 qcom,tpdaHp dlpass-lpi=nport_lpi_tpda@xtpda@10B53000 qcom,tpdaH0 dlpass-rscc=7nport_rscc_tpda@ytpda@10B55000 qcom,tpdaHP dlpass-audio=8nport_audio_tpda@ztnoc@10B31000 qcom,tnoc{H=*Bport_ddr_lpi_tnoc@{cti@10B41000 qcom,ctilpass_lpi_cti_1Hcti@10B42000 qcom,ctilpass_lpi_cti_sdc_2H cti@10B51000 qcom,ctilpass_lpi_cti_3Hcti@10B35000 qcom,ctiddr_lpi_cti_0HPqdss_lpi_csr@6EE0000qcom,qdss_lpi_csrHkernel_test_devices@0 H|interrupt-controller@10140000test,interrupt-controlH@|device1@f101000qcom,test,singleton Device region mapping with nameH!device1Ltest_reg_singleton]int1device2@1011000qcom,test,singleton!Device region mapping with index!device2H^int2device3@0qcom,test,singletonDevice with no region mapping!device3H_int3device4@1qcom,test,not_compatibleDevice not compatible!device4H` zeroint4device5@1010000qcom,test,non_singleton Device region mapping with nameH!device5Ltest_reg_non_singletonsystemcache@24800000qcom,systemcache@H$ $ % % & & $$`@qLllcc0_basellcc1_basellcc2_basellcc3_basellcc_bcast_or_basellcc_bcast_and_baseddrss_regs_baseshrm_csr_base@@Nllc-islandqcom,llc-islandislands island@c,ff800000 H |6 ibi_ssc_0_cfg@7500000qcom,ibi-controllerHP ;PJP`yglGu!}ok@~ibi_ssc_1_cfg@7510000qcom,ibi-controllerHQ ;QJP`yglfu}ok@ibi_ssc_2_cfg@7520000qcom,ibi-controllerHR ;RJP`yglu}ok@ibi_ssc_3_cfg@7530000qcom,ibi-controllerHS ;SJP`yglu}ok@ibi_ssc_4_cfg@7540000qcom,ibi-controllerHT ;TJP`yglu}ok@ibi_ssc_5_cfg@7550000qcom,ibi-controllerHU ;UJP`yglu}ok@ibi_ssc_6_cfg@7560000qcom,ibi-controllerHV ;VJP`yglu}ok@ibi_ssc_7_cfg@7570000qcom,ibi-controllerHW ;WJP`yglu}ok@ibi_ssc_8_cfg@7580000qcom,ibi-controllerHX ;XJP`yglu}ok@ibi_ssc_9_cfg@7590000qcom,ibi-controllerHY ;YJP` yglu}ok@gpi_gen_infogpi_qup0@gpi_qup1p@[@gpi_qup2`@d@gpi_sscqup@@ !"#$%&'(SSC_QUP_0@7900000qcom,sscqup-controllerHcore2xcores-ahbm-ahb }Sd}d4}v}^,;р okSSC_QUP_0_SE_0qcom,se-controller'~0 9BL_s}+se-clk}HJi2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep  disabledSSC_QUP_0_SE_1qcom,se-controller@'0 9BL_s},pse-clk}Ǟxi2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep )3 disabledSSC_QUP_0_SE_2qcom,se-controller'0 9BL_s}-@se-clk}~E:xi2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep )3 disabledSSC_QUP_0_SE_3qcom,se-controller'0 9BL_s}.Bse-clk}wJi2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep  disabledSSC_QUP_0_SE_4qcom,se-controller'0 9BL_s}/se-clk}*̉Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep  disabledSSC_QUP_0_SE_5qcom,se-controller@'0 9BL_s}0Ese-clk}bi2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepuart-defaultuart-sleep  disabledSSC_QUP_0_SE_6qcom,se-controller'0 9BL_s}1Gse-clk}bi2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepuart-defaultuart-sleep  disabledSSC_QUP_0_SE_7qcom,se-controller'0 9BL _s}*se-clk}O.i2c-defaulti2c-sleepuart-defaultuart-sleep disabledSSC_QUP_0_SE_8qcom,se-controller'0 9BL_s})se-clk}pPJi2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep  disabledSSC_QUP_0_SE_9qcom,se-controller@'0 9 BL_s}se-clk}&Ji2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep  disabledSSC_QUP_0_SE_10qcom,se-controller'0 9 BL_s }se-clk}Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep  disabledSSC_QUP_0_SE_11qcom,se-controller'0 9 BL_s}se-clk}lDi2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep  disabledSSC_QUP_0_SE_12qcom,se-controller'0 9 BL_s}se-clk}~i2c-defaulti2c-sleep disabledSSC_QUP_0_SE_13qcom,se-controller@'0 9 BL_s}se-clk}'*ɥxi2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleepspi-defaultspi-sleepuart-defaultuart-sleep )3 disabledSSC_QUP_0_SE_14qcom,se-controller'0 9BL_s }se-clk}VcJi2c-defaulti2c-sleepi3c-defaulti3c-sleepi3c_ibi-defaulti3c_ibi-sleep  disabledSSC_QUP_GPII_0_DATA=ESSC_QUP_GPII_1_DATA=ESSC_QUP_GPII_2_DATA=ESSC_QUP_GPII_3_DATA=ESSC_QUP_GPII_4_DATA=ESSC_QUP_GPII_5_DATA=ESSC_QUP_GPII_6_DATA=ESSC_QUP_GPII_7_DATA=ESSC_QUP_GPII_8_DATA=ESSC_QUP_GPII_9_DATA= ESSC_QUP_GPII_10_DATA= ESSC_QUP_GPII_11_DATA= ESSC_QUP_GPII_12_DATA=ESSC_QUP_GPII_13_DATA=ESSC_QUP_GPII_14_DATA=ETOP_QUP_1@a00000qcom,qup-controllerHcore2xcores-ahbm-ahb ۂ@4(~ra;p|x okTOP_QUP_1_SE_0qcom,se-controller009BL_s }Qse-clk >Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep  disabledTOP_QUP_1_SE_1qcom,se-controller@009BL_s }Qse-clkދڬDi2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep  disabledTOP_QUP_1_SE_2qcom,se-controller009BL_s }Qse-clkE4Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep  disabledTOP_QUP_1_SE_3qcom,se-controller009BL_s }Qse-clkl Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep  disabledTOP_QUP_1_SE_4qcom,se-controller009BL_s }Qse-clk*KFDi2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep    disabledTOP_QUP_1_SE_5qcom,se-controller@009BL_s }Qse-clkyDi2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep     disabledTOP_QUP_1_SE_6qcom,se-controller009BL_s }Qse-clko&jDi2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep okTOP_QUP_1_SE_7qcom,se-controller009BL_s }Qse-clkG5Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep  disabledTOP_QUP_2@800000qcom,qup-controllerHcore2xcores-ahbm-ahb pi_h~t0nU;`lh okTOP_QUP_2_SE_0qcom,se-controller009BL_s }Qse-clkb8Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep ! " disabledTOP_QUP_2_SE_1qcom,se-controller@009BL_s }Qse-clk'Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep#$%&' ( disabledTOP_QUP_2_SE_2qcom,se-controller009BL_s }Qse-clk+Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep)*+,- . disabledTOP_QUP_2_SE_3qcom,se-controller009BL_s }Qse-clk,yDi2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep/0123 4 disabledTOP_QUP_2_SE_4qcom,se-controller009BL_s }Qse-clky~Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep56789 : disabledTOP_QUP_2_SE_5qcom,se-controller@009BL_s }Qse-clkwDi2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleep;<=>? @ disabledTOP_QUP_2_SE_6qcom,se-controller009BL_s }Qse-clk#,Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleepABCDE F disabledTOP_QUP_2_SE_7qcom,i2c-controller009BL_s }Qse-clkr Di2c-defaulti2c-sleepspi-defaultspi-sleepuart-defaultuart-sleepGHIJK L disabledTOP_QUP_GPII_9_DATA= ETOP_QUP_GPII_10_DATA= Essc_qup_fw_cfgYb pр}se0_cfg_qrdP}se1_cfg_qrd@Q}se2_cfg_qrdR}se3_cfg_qrdS}se4_cfg_qrd }se5_cfg_qrd @T}se6_cfg_qrd U}se7_cfg_qrd }se8_cfg_qrd V}se9_cfg_qrd @W}se10_cfg_qrd }se11_cfg_qrd }se12_cfg_qrd }se13_cfg_qrd @X}se14_cfg_qrd Y }se0_cfg_rumiP}se1_cfg_rumi@Q}se2_cfg_rumiR}se3_cfg_rumiS}se4_cfg_rumi }se5_cfg_rumi @T}se6_cfg_rumi U}se7_cfg_rumi }se8_cfg_rumi V}se9_cfg_rumi @W}se10_cfg_rumi }se11_cfg_rumi }se12_cfg_rumi }se13_cfg_rumi @X}se14_cfg_rumi Y }se0_cfgP}se1_cfg@Q}se2_cfgR}se3_cfgS}se4_cfg }se5_cfg @T}se6_cfg U}se7_cfg }se8_cfg V}se9_cfg @W}se10_cfg }se11_cfg }se12_cfg }se13_cfg @X}se14_cfg Y }SlimbusBSPqcom,smbus-controllerSLIMBUSLPASS!+@3 : DJ2TBslimbus-defaultM_k zsb_0_DevicePropssb_1_DevicePropssb_2_DevicePropssb_3_DevicePropssb_4_DevicePropssb_5_DeviceProps sb_6_DeviceProps slimbus_gen_config_1LPASS/vcs/vdd_lpi_cx    !w0 - 6svs_npa_str > K U b r        ) @  WsbMmpmRegParam a ej t slimbus    sbLpmMmpmRegParam a e{ t slimbus    vdd_mxaqcom,rpmh-arc-regulator /vcs/vdd_mxa/vcs/vdd_mx    %mx.lvl 8 N ^@wvdd_mxcqcom,rpmh-arc-regulator /vcs/vdd_mxc    %mxc.lvl 8 N ^@xvdd_cxqcom,rpmh-arc-regulator /vcs/vdd_cx    %cx.lvl 8 N ^@yvdd_lpi_mxqcom,rpmh-arc-regulator /vcs/vdd_lpi_mx/vcs/vdd_ssc_mx    %lmx.lvl 8 N ^?@zvdd_lpi_cxqcom,rpmh-arc-regulator! /vcs/vdd_lpi_cx/vcs/vdd_ssc_int    %lcx.lvl 8 N ^?@{sw@|corecpt_boot_test j` v test1       v * My Secret Message, Please keep it secret!test2test_types  U   󵳥U#4   4VxeC! / ( F穣4VxܺvT2 Wtest_pic_3 qcom,pic n test_uart1 qcom,uart n  Lbaserxtxtest_uart2 qcom,uart n PD_Access_control vOEM_Flavor_Validation pmicbattmancharger_cfgqcom,pm-battman-chargerjeita_cfg    77  FF   therm_thresh_cfg <P 27mtc_chg_cfg . @, L `2 td 2wls_chg_cfg          chg_det_cfg  +8@chg_idt_cfgNW;chg_icm_cfgboufcs_cfgz:;N dd Gbatt_health_cfg*P?Fchg_smb_cfgVcph{ijplatform_cfgqcom,pm-battman-platu0w'5APardbeh_cfg chg_table_cfg-69:"H&%Vesd_cfgdqbatt_auth_cfg*+&D;^@?c8Jb?usbpd_cfgqcom,pm-battman-usbpducsi_cap_cfgU@F`iu |0ucsi_conn_cap_cfglpm_cfgpd_policies_cfg1 &,,!d@!d!dS.ARat 6,Àj$4D2pd_static_info_cfgUb  k lpd_cfg{<SA*6 B?Stcpc_cfgdkr~vdm_cfg@'2 :&F%Rgauge_cfgqcom,pm-battman-gauged oLK@,d( < d/DQ ` o debugtoolsversion_tblqcom,image_version_tbl_idx eic qcom,eicZerr_qdi qcom,err_qdiP#9 pd_monaudio_process qcom,pd_mon_user_process_configF/ramfs/audio_lpai.mbn3[/rfs/root/vendor/firmware_mnt/image/audio_lpai.mbnqaudio_processy audio_pdoem_process qcom,pd_mon_user_process_configF/ramfs/qdsp6_oemsw.mbn4[/rfs/root/vendor/firmware_mnt/image/qdsp6_oemsw.mbn qoem_processyoem_pdcharger_process qcom,pd_mon_user_process_configF [ qcharger_processy charger_pdqsh_process qcom,pd_mon_user_process_configF/ramfs/qsh.mbn,[/rfs/root/vendor/firmware_mnt/image/qsh.mbn qqsh_processy sensor_pdois_process qcom,pd_mon_user_process_configF/ramfs/ois_lpai.mbn,[/rfs/root/vendor/firmware_mnt/image/ois.mbn qois_processyois_pdpd_mon_restartqcom,pd_mon_restartrcinitqcom,rcinit_cfgrcinit_config_spinord u0&B^zrcinit_config!4 &B^ztms_diagqcom,tms_diag0mprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config debugtraceqcom,debugtrace%productspram_mgrqcom,pram_mgr 5SSC_PRAMpram_partitionQMP?QMPySENSORS?SENSORSyBUSES?BUSESy GPI?GPIy(WIGIG?WIGIGyBUSES_DEBUG ?BUSES_DEBUGyCAMERA_OIS ?CAMERA_OISySENSORS_OIS ?SENSORS_OISysdcloaderqcom,sdcloadersdc_paramsG<T`n|asdc_physpool'Pdiagqcom,adsp_core_diagcfgdiagcfg_cmd $*>=\UuZ*J c w "2K_y !diagcfg_param@ $8Pk   23H` x@    %< @ ` {    K!!!-!M!g!d!!!!" " "4"N"n""" ""#@#$<#C#_Z#{ #QURTOS_ISLAND_POOL#QURTOS_ISLAND_POOLdiagcfg_early_log##_# $diagcfg_f3_trace$$/$Idal qcom,dal$_ qdsp_pmconfigqcom,config_data$t$$lpassRegRange$$yl2ConfigRegRange$$ycores-arraycore0$e$$$$=% core1$f$$$$% core2$g$$$$"% core3$h$$$$% core4$i$$$$% core5$j$$P$$% core6$l$$$$!% core7$m$$K$$ % core8$o$$$$.% core9${$$$$2% core10$r$$$ $+% core11$v$$$ $/% core12$w$$U$$% core13$y$ $$$1% core14$z$ $$$0% core15$|$ $fg$$67% core16$$ $b$$% core17$$$e$$% core18$$$c$$% core19$$$d$$5% memories-arraymemory0%$memory1%$clocks-arrayclock0%%#%+ %7/clk/cpu%?%H$clock1%%#%+%7lpass_core_cc_core_clk%?%H$clock2%%#%+%7lpass_audio_cc_bus_clk%?%H$clock3%%#%+%7lpass_aon_cc_aon_h_clk%?%H$clock4%6%#%+%7lpass_aon_cc_lpi_noc_ls_clk%?%H$clock5%7%#%+%7lpass_aon_cc_lpi_noc_hs_clk%?%H$clock6%%#%+ %7lpass_audio_cc_slimbus_core_clk%?%H$clock7% %#%+%7lpass_core_cc_lpm_core_clk%?%H$clock8% %#%+ %7lpass_core_cc_lpm_mem0_core_clk%?%H$clock9%%#%+%7lpass_audio_cc_codec_mem_clk%?%H$clock10%%#%+%7lpass_audio_cc_codec_mem0_clk%?%H$clock11%%#%+%7lpass_audio_cc_codec_mem1_clk%?%H$clock12%%#%+%7lpass_audio_cc_codec_mem2_clk%?%H$clock13%%#%+%7lpass_audio_cc_codec_mem3_clk%?%H$clock14%%#%+%7lpass_aon_mx_cc_va_mem0_clk%?%H$clock15%%#%+%7lpass_aon_mx_cc_va_mem1_clk%?%H$clock16%%#%+$%7lpass_core_cc_sysnoc_mport_core_clk%?%H$clock17%%#%+%7lpass_audio_cc_bus_timeout_clk%?%H$clock18%B%#%+(%7lpass_aon_cc_lpass_0_lpmla_ahb_odsc_clk%?%H$clock19%C%#%+(%7lpass_aon_cc_lpass_1_lpmla_ahb_odsc_clk%?%H$clock20%%#%+#%7lpass_core_cc_sysnoc_sway_core_clk%?%H$clock21%>%#%+%7scc_ccd_ahb2ahb_m_clk%?%H$clock22%?%#%+%7scc_ccd_ahb2ahb_s_clk%?%H$clock23%@%#%+%7scc_ahb2ahb_s_clk%?%H$clock24%A%#%+%7lpass_aon_mx_cc_ibi_clk%?%H$clock25%K%#%+%7lpass_core_cc_resampler_clk%?%H$clock26%P%#%+%7lpass_audio_cc_slimbus_clk%?%H$clock27%R%#%+%7lpass_core_cc_avsync_stc_clk%?%H$clock28%S%#%+%7lpass_core_cc_avsync_atime_clk%?%H$clock29%U%#%+%7lpass_core_cc_hw_af_clk%?%H$clock30%V%#%+%7lpass_core_cc_hw_af_noc_clk%?%H$clock31%f%#%+!%7lpass_lpmla_cc_lpass_0_lpmla_clk%?%H$clock32%g%#%+!%7lpass_lpmla_cc_lpass_1_lpmla_clk%?%H$clock33%l%#%+ %7lpass_aon_cc_enpu_scheduler_clk%?%H$clock34%b%#%+%7lpass_aon_cc_sdc_proc_fclk_clk%?%H$clock35%e%#%+ %7scc_ccd_clk%?%H$clock36%d%#%+ %7scc_smem_clk%?%H$clock37%J%#%+%7lpass_aon_mx_cc_aad_clk%?%H$busport-arraybusPort0)%Q%`%g%u%busPort1)%Q@%`%g%u%busPort2)?%Q@%`%g%u%busPort3)@%Q@%`%g%u%busPort4)A%Q@%`%g%u%busPort5)B%Q@%`%g%u%busPort6)C%Q@%`%g%u%busPort7)%Q%`%g%u%busPort8)%Q%`%g%u%busPort9)%Q%`%g%u%busPort10)%Q%`%g%u%busPort11)%Q@%`%g%u%busPort12) %Q%`%g%u%busPort13) %Q%`%g%u%busPort14)%Q@%`V%g%u%busPort15)%Q%`%g%u%busPort16)%Q@%`%g%u1%busPort17)%Q@%`%g%u1%busPort18)%Q%`%g%u%busPort19)%Q%`%g%u%busPort20)%Q%`%g%%$busPort21)%Q%`%g%%$busPort22)%Q%`%g%%$busPort23) %Q%`%g%%$busPort24)!%Q%`%g%%$busPort25)"%Q%` %g%%$busPort26)$%Q%`%g%%$busPort27)%%Q%`%g%%$busPort28)'%Q%`%g%'%$busPort29)(%Q%`%g%%$busPort30)+%Q%`%g%%$busPort31)1%Q%`%g%%$busPort32)0%Q%`%g%%$busPort33).%Q%`%g%%$busPort34)2%Q%`%g%%$busPort35)/%Q%`%g%%$busPort36)6%Q%`%gB%%$busPort37)7%Q%`%gC%%$busPort38)5%Q%`d%g%%5busPort39)=%Q%`%g%%=extroute-arrayextBusRoute0%%%extBusRoute1%?%(extBusRoute2%%%extBusRoute3%@%(extBusRoute4%%%extBusRoute5%A%(extBusRoute6%%%extBusRoute7%B%(extBusRoute8%%%extBusRoute9%C%(mipsroute-arraymipsBwRoute0%%%mipsBwRoute1%?%(pwrDomain-arraypwrDomain0$%/core/cpu/latency%%%%%pwrDomain1$!%lpass_core_cc_lpass_core_hm_gdsc%%%%%pwrDomain2$!%lpass_aon_cc_lpass_audio_hm_gdsc%%%%%pwrDomain3$%%%%%%pwrDomain4$ %lpass_aon_cc_lpass_ssc_gdsc% %%%%pwrDomain5$ %VaCore%@%%%%features-arrayfeature0%`yfeature1%`feature2%`feature3%`feature4%`feature5%`feature6%`feature7%`feature8%`feature9%`feature10%5`feature11%/`feature12%`feature13%`feature14%$=X`feature15%` 'feature16%`feature17%`feature18%`feature19%`feature20%`feature21%`feature22%`feature23%`feature24%`feature25%`feature26%`feature27%`feature28%`feature29%`feature30%`feature31%`feature32%`feature33%`feature34%`feature35%`feature36%`feature37%`cestaBw-arrayclient0%&&lpasspath0&&)5cestaClk-arrayclk0%b%7lpass_aon_cc_sdc_proc_fclk_clkcestaPwrDomain-arraypwrDomain0$ %lpass_aon_cc_lpass_ssc_gdscconfig_archqcom,config_archcompensatedDdrBwTable0&6rp0&= 0&DܓX0&Kt20&R U20&Y&60&`,s0&g2 0&n8ـ 0&u> 0&| adspsnocVoteTable8&6'8&= '8&DܓXX'8&Kt2'8&R Ue'8&Y&6O'8&`,'8&g2'8&n8ـU'8&u>*'8&|'compensatedLecDdrBwTable0&6X0&= 20&D0&Kׄs0&Re 0&Y adspLecsnocVoteTable8&6X8&= 28&DO8&Kׄ8&ReU8&YcompensatedMlDdrBwTable0&6 rpX0&=kI0&DН20&K 80&RGWs0&Yn! 0&` adspMlsnocVoteTable8&6 X8&=kI8&DН28&K 8O8&RGW8&Yn!U8&`adspToLpiNocFreqTable&60$&=$ 5&D3&K=PO&RMj&YbkP$mlToLpiNocFreqTable&6$$&=O 5&DRH&K O&R&j&Y0$systemcacheqcom,systemcache-sw&N&@ &#-. llc-lpi-dumpqcom,llc-lpi-dump4&QSH_ISLAND_POOLSSC_ISLAND_POOLQSHTECH_ISLAND_POOL__symbols__1/soc&/soc/clock-controller@100000&/soc/clock-controller@1f40000&/soc/clock-controller@7700000&/soc/clock-controller@6bc0000&/soc/clock-controller@7b00000&/soc/clock-controller@6e40000&/soc/clock-controller@7a00000&/soc/cesta@7213000' /soc/pinctrl@f100000!'/soc/pinctrl@f100000/qup2_se0_l0*'/soc/pinctrl@f100000/ibi_i3c_qup2_se0_sda!'1/soc/pinctrl@f100000/qup2_se0_l1*'=/soc/pinctrl@f100000/ibi_i3c_qup2_se0_scl!'R/soc/pinctrl@f100000/qup2_se0_l2!'^/soc/pinctrl@f100000/qup2_se0_l3!'j/soc/pinctrl@f100000/qup2_se1_l0*'v/soc/pinctrl@f100000/ibi_i3c_qup2_se1_sda!'/soc/pinctrl@f100000/qup2_se1_l1*'/soc/pinctrl@f100000/ibi_i3c_qup2_se1_scl!'/soc/pinctrl@f100000/qup2_se1_l2!'/soc/pinctrl@f100000/qup2_se1_l3!'/soc/pinctrl@f100000/qup2_se2_l0*'/soc/pinctrl@f100000/ibi_i3c_qup2_se2_sda!'/soc/pinctrl@f100000/qup2_se2_l1*'/soc/pinctrl@f100000/ibi_i3c_qup2_se2_scl!(/soc/pinctrl@f100000/qup2_se2_l2!(/soc/pinctrl@f100000/qup2_se3_l0*(/soc/pinctrl@f100000/ibi_i3c_qup2_se3_sda!(3/soc/pinctrl@f100000/qup2_se2_l6!(?/soc/pinctrl@f100000/qup2_se3_l1*(K/soc/pinctrl@f100000/ibi_i3c_qup2_se3_scl!(`/soc/pinctrl@f100000/qup2_se2_l4!(l/soc/pinctrl@f100000/qup2_se3_l2!(x/soc/pinctrl@f100000/qup2_se2_l3!(/soc/pinctrl@f100000/qup2_se3_l3!(/soc/pinctrl@f100000/qup2_se2_l5!(/soc/pinctrl@f100000/qup2_se4_l0!(/soc/pinctrl@f100000/qup2_se4_l1!(/soc/pinctrl@f100000/qup2_se4_l2!(/soc/pinctrl@f100000/qup2_se4_l3!(/soc/pinctrl@f100000/qup2_se5_l0!(/soc/pinctrl@f100000/qup2_se5_l1!(/soc/pinctrl@f100000/qup2_se5_l2!(/soc/pinctrl@f100000/qup2_se5_l3!(/soc/pinctrl@f100000/qup2_se5_l6!)/soc/pinctrl@f100000/qup2_se6_l0!)/soc/pinctrl@f100000/qup2_se6_l1!) /soc/pinctrl@f100000/qup2_se6_l2!),/soc/pinctrl@f100000/qup2_se6_l3!)8/soc/pinctrl@f100000/qup2_se7_l0*)D/soc/pinctrl@f100000/ibi_i3c_qup2_se7_sda!)Y/soc/pinctrl@f100000/qup2_se7_l1*)e/soc/pinctrl@f100000/ibi_i3c_qup2_se7_scl!)z/soc/pinctrl@f100000/qup2_se7_l2!)/soc/pinctrl@f100000/qup2_se7_l3!)/soc/pinctrl@f100000/qup1_se0_l0*)/soc/pinctrl@f100000/ibi_i3c_qup1_se0_sda!)/soc/pinctrl@f100000/qup1_se0_l1*)/soc/pinctrl@f100000/ibi_i3c_qup1_se0_scl!)/soc/pinctrl@f100000/qup1_se0_l2!)/soc/pinctrl@f100000/qup1_se0_l3!)/soc/pinctrl@f100000/qup1_se1_l0*)/soc/pinctrl@f100000/ibi_i3c_qup1_se1_sda!* /soc/pinctrl@f100000/qup1_se1_l1**/soc/pinctrl@f100000/ibi_i3c_qup1_se1_scl!*./soc/pinctrl@f100000/qup1_se1_l2!*:/soc/pinctrl@f100000/qup1_se1_l3!*F/soc/pinctrl@f100000/qup1_se2_l0!*R/soc/pinctrl@f100000/qup1_se2_l1!*^/soc/pinctrl@f100000/qup1_se2_l2!*j/soc/pinctrl@f100000/qup1_se2_l3!*v/soc/pinctrl@f100000/qup1_se3_l0!*/soc/pinctrl@f100000/qup1_se3_l1!*/soc/pinctrl@f100000/qup1_se3_l2!*/soc/pinctrl@f100000/qup1_se3_l3!*/soc/pinctrl@f100000/qup1_se4_l0**/soc/pinctrl@f100000/ibi_i3c_qup1_se4_sda!*/soc/pinctrl@f100000/qup1_se4_l1**/soc/pinctrl@f100000/ibi_i3c_qup1_se4_scl!*/soc/pinctrl@f100000/qup1_se4_l2!*/soc/pinctrl@f100000/qup1_se4_l3!+/soc/pinctrl@f100000/qup1_se5_l0!+ /soc/pinctrl@f100000/qup1_se5_l1!+/soc/pinctrl@f100000/qup1_se5_l2!+$/soc/pinctrl@f100000/qup1_se5_l3!+0/soc/pinctrl@f100000/qup1_se6_l0!+/soc/pinctrl@f100000/top_qup2_se5_spi_sleep.3U/soc/pinctrl@f100000/top_qup2_se5_uart_active-3n/soc/pinctrl@f100000/top_qup2_se5_uart_sleep-3/soc/pinctrl@f100000/top_qup2_se6_i2c_active,3/soc/pinctrl@f100000/top_qup2_se6_i2c_sleep-3/soc/pinctrl@f100000/top_qup2_se6_spi_active,3/soc/pinctrl@f100000/top_qup2_se6_spi_sleep.3/soc/pinctrl@f100000/top_qup2_se6_uart_active-3/soc/pinctrl@f100000/top_qup2_se6_uart_sleep-4/soc/pinctrl@f100000/top_qup2_se7_i2c_active,4-/soc/pinctrl@f100000/top_qup2_se7_i2c_sleep-4D/soc/pinctrl@f100000/top_qup2_se7_spi_active,4\/soc/pinctrl@f100000/top_qup2_se7_spi_sleep.4s/soc/pinctrl@f100000/top_qup2_se7_uart_active-4/soc/pinctrl@f100000/top_qup2_se7_uart_sleep4/soc/pinctrl@7760000!4/soc/pinctrl@7760000/slimbus_clk"4/soc/pinctrl@7760000/slimbus_data.4/soc/pinctrl@7760000/slimbus_default_gpio_cfg4/soc/pinctrl@75C0000%4/soc/pinctrl@75C0000/ssc_qupv3_se0_0%4/soc/pinctrl@75C0000/ssc_qupv3_se0_1%5/soc/pinctrl@75C0000/ssc_qupv3_se1_0%5/soc/pinctrl@75C0000/ssc_qupv3_se1_1%5(/soc/pinctrl@75C0000/ssc_qupv3_se2_0%58/soc/pinctrl@75C0000/ssc_qupv3_se2_1%5H/soc/pinctrl@75C0000/ssc_qupv3_se2_2%5X/soc/pinctrl@75C0000/ssc_qupv3_se4_4%5h/soc/pinctrl@75C0000/ssc_qupv3_se2_3%5x/soc/pinctrl@75C0000/ssc_qupv3_se4_5%5/soc/pinctrl@75C0000/ssc_qupv3_se3_0%5/soc/pinctrl@75C0000/ssc_qupv3_se2_4%5/soc/pinctrl@75C0000/ssc_qupv3_se3_1%5/soc/pinctrl@75C0000/ssc_qupv3_se2_5%5/soc/pinctrl@75C0000/ssc_qupv3_se4_0%5/soc/pinctrl@75C0000/ssc_qupv3_se4_1%5/soc/pinctrl@75C0000/ssc_qupv3_se4_2%5/soc/pinctrl@75C0000/ssc_qupv3_se4_3%6/soc/pinctrl@75C0000/ssc_qupv3_se5_2%6/soc/pinctrl@75C0000/ssc_qupv3_se5_0%6(/soc/pinctrl@75C0000/ssc_qupv3_se1_2%68/soc/pinctrl@75C0000/ssc_qupv3_se5_3%6H/soc/pinctrl@75C0000/ssc_qupv3_se5_1%6X/soc/pinctrl@75C0000/ssc_qupv3_se1_3%6h/soc/pinctrl@75C0000/ssc_qupv3_se6_0%6x/soc/pinctrl@75C0000/ssc_qupv3_se6_2&6/soc/pinctrl@75C0000/ssc_qupv3_se10_2%6/soc/pinctrl@75C0000/ssc_qupv3_se6_1%6/soc/pinctrl@75C0000/ssc_qupv3_se6_3&6/soc/pinctrl@75C0000/ssc_qupv3_se10_3%6/soc/pinctrl@75C0000/ssc_qupv3_se7_2%6/soc/pinctrl@75C0000/ssc_qupv3_se7_0%6/soc/pinctrl@75C0000/ssc_qupv3_se7_3%6/soc/pinctrl@75C0000/ssc_qupv3_se7_1%7 /soc/pinctrl@75C0000/ssc_qupv3_se8_0%7/soc/pinctrl@75C0000/ssc_qupv3_se8_1%7*/soc/pinctrl@75C0000/ssc_qupv3_se9_0%7:/soc/pinctrl@75C0000/ssc_qupv3_se9_1&7J/soc/pinctrl@75C0000/ssc_qupv3_se10_0&7[/soc/pinctrl@75C0000/ssc_qupv3_se10_1&7l/soc/pinctrl@75C0000/ssc_qupv3_se11_0&7}/soc/pinctrl@75C0000/ssc_qupv3_se11_1&7/soc/pinctrl@75C0000/ssc_qupv3_se11_2&7/soc/pinctrl@75C0000/ssc_qupv3_se11_3&7/soc/pinctrl@75C0000/ssc_qupv3_se12_0&7/soc/pinctrl@75C0000/ssc_qupv3_se12_1&7/soc/pinctrl@75C0000/ssc_qupv3_se13_0&7/soc/pinctrl@75C0000/ssc_qupv3_se13_1&7/soc/pinctrl@75C0000/ssc_qupv3_se13_2&8/soc/pinctrl@75C0000/ssc_qupv3_se13_3&8/soc/pinctrl@75C0000/ssc_qupv3_se14_0&8'/soc/pinctrl@75C0000/ssc_qupv3_se14_1)88/soc/pinctrl@75C0000/qup_ssc0_i2c_active(8L/soc/pinctrl@75C0000/qup_ssc0_i2c_sleep)8_/soc/pinctrl@75C0000/qup_ssc0_i3c_active(8s/soc/pinctrl@75C0000/qup_ssc0_i3c_sleep-8/soc/pinctrl@75C0000/qup_ssc0_i3c_ibi_active,8/soc/pinctrl@75C0000/qup_ssc0_i3c_ibi_sleep)8/soc/pinctrl@75C0000/qup_ssc1_i2c_active(8/soc/pinctrl@75C0000/qup_ssc1_i2c_sleep)8/soc/pinctrl@75C0000/qup_ssc1_i3c_active(8/soc/pinctrl@75C0000/qup_ssc1_i3c_sleep-9/soc/pinctrl@75C0000/qup_ssc1_i3c_ibi_active,9/soc/pinctrl@75C0000/qup_ssc1_i3c_ibi_sleep)92/soc/pinctrl@75C0000/qup_ssc1_spi_active(9F/soc/pinctrl@75C0000/qup_ssc1_spi_sleep*9Y/soc/pinctrl@75C0000/qup_ssc1_uart_active)9n/soc/pinctrl@75C0000/qup_ssc1_uart_sleep)9/soc/pinctrl@75C0000/qup_ssc2_i2c_active(9/soc/pinctrl@75C0000/qup_ssc2_i2c_sleep)9/soc/pinctrl@75C0000/qup_ssc2_i3c_active(9/soc/pinctrl@75C0000/qup_ssc2_i3c_sleep-9/soc/pinctrl@75C0000/qup_ssc2_i3c_ibi_active,9/soc/pinctrl@75C0000/qup_ssc2_i3c_ibi_sleep)9/soc/pinctrl@75C0000/qup_ssc2_spi_active(:/soc/pinctrl@75C0000/qup_ssc2_spi_sleep*:&/soc/pinctrl@75C0000/qup_ssc2_uart_active):;/soc/pinctrl@75C0000/qup_ssc2_uart_sleep):O/soc/pinctrl@75C0000/qup_ssc3_i2c_active(:c/soc/pinctrl@75C0000/qup_ssc3_i2c_sleep):v/soc/pinctrl@75C0000/qup_ssc3_i3c_active(:/soc/pinctrl@75C0000/qup_ssc3_i3c_sleep-:/soc/pinctrl@75C0000/qup_ssc3_i3c_ibi_active,:/soc/pinctrl@75C0000/qup_ssc3_i3c_ibi_sleep):/soc/pinctrl@75C0000/qup_ssc4_i2c_active(:/soc/pinctrl@75C0000/qup_ssc4_i2c_sleep):/soc/pinctrl@75C0000/qup_ssc4_spi_active(;/soc/pinctrl@75C0000/qup_ssc4_spi_sleep*;/soc/pinctrl@75C0000/qup_ssc4_uart_active);//soc/pinctrl@75C0000/qup_ssc4_uart_sleep);C/soc/pinctrl@75C0000/qup_ssc5_i2c_active(;W/soc/pinctrl@75C0000/qup_ssc5_i2c_sleep);j/soc/pinctrl@75C0000/qup_ssc5_i3c_active(;~/soc/pinctrl@75C0000/qup_ssc5_i3c_sleep-;/soc/pinctrl@75C0000/qup_ssc5_i3c_ibi_active,;/soc/pinctrl@75C0000/qup_ssc5_i3c_ibi_sleep*;/soc/pinctrl@75C0000/qup_ssc5_uart_active);/soc/pinctrl@75C0000/qup_ssc5_uart_sleep);/soc/pinctrl@75C0000/qup_ssc6_i2c_active(;/soc/pinctrl@75C0000/qup_ssc6_i2c_sleep)</soc/pinctrl@75C0000/qup_ssc6_i3c_active(<$/soc/pinctrl@75C0000/qup_ssc6_i3c_sleep-<7/soc/pinctrl@75C0000/qup_ssc6_i3c_ibi_active,/soc/pinctrl@75C0000/qup_ssc10_spi_active)>/soc/pinctrl@75C0000/qup_ssc10_spi_sleep+>+/soc/pinctrl@75C0000/qup_ssc10_uart_active*>A/soc/pinctrl@75C0000/qup_ssc10_uart_sleep*>V/soc/pinctrl@75C0000/qup_ssc11_i2c_active)>k/soc/pinctrl@75C0000/qup_ssc11_i2c_sleep*>/soc/pinctrl@75C0000/qup_ssc11_spi_active)>/soc/pinctrl@75C0000/qup_ssc11_spi_sleep+>/soc/pinctrl@75C0000/qup_ssc11_uart_active*>/soc/pinctrl@75C0000/qup_ssc11_uart_sleep*>/soc/pinctrl@75C0000/qup_ssc12_i2c_active)>/soc/pinctrl@75C0000/qup_ssc12_i2c_sleep*>/soc/pinctrl@75C0000/qup_ssc13_i2c_active)?/soc/pinctrl@75C0000/qup_ssc13_i2c_sleep*?%/soc/pinctrl@75C0000/qup_ssc13_i3c_active)?:/soc/pinctrl@75C0000/qup_ssc13_i3c_sleep.?N/soc/pinctrl@75C0000/qup_ssc13_i3c_ibi_active-?g/soc/pinctrl@75C0000/qup_ssc13_i3c_ibi_sleep*?/soc/pinctrl@75C0000/qup_ssc13_spi_active)?/soc/pinctrl@75C0000/qup_ssc13_spi_sleep+?/soc/pinctrl@75C0000/qup_ssc13_uart_active*?/soc/pinctrl@75C0000/qup_ssc13_uart_sleep*?/soc/pinctrl@75C0000/qup_ssc14_i2c_active)?/soc/pinctrl@75C0000/qup_ssc14_i2c_sleep*?/soc/pinctrl@75C0000/qup_ssc14_i3c_active)@/soc/pinctrl@75C0000/qup_ssc14_i3c_sleep.@%/soc/pinctrl@75C0000/qup_ssc14_i3c_ibi_active-@>/soc/pinctrl@75C0000/qup_ssc14_i3c_ibi_sleep@V/soc/timetick/timer@68a2000@b/soc/timetick/timer@68a3000 @n/soc/spmi_bus@c400000/pmk8550@09@t/soc/spmi_bus@c400000/pmk8550@0/spmi-vadc@92/therm_table@/soc/funnel@10041000@/soc/funnel@10B04000@/soc/funnel@10B44000@/soc/funnel@10B50000@/soc/tpda@10B47000@/soc/tpda@10B53000@/soc/tpda@10B55000/soc/tnoc@10B310009@/soc/kernel_test_devices@0/interrupt-controller@10140000@/soc/systemcache@24800000@/soc/ibi_ssc_0_cfg@7500000@/soc/ibi_ssc_1_cfg@7510000@/soc/ibi_ssc_2_cfg@7520000@/soc/ibi_ssc_3_cfg@7530000A/soc/ibi_ssc_4_cfg@7540000A/soc/ibi_ssc_5_cfg@7550000A"/soc/ibi_ssc_6_cfg@7560000A0/soc/ibi_ssc_7_cfg@7570000A>/soc/ibi_ssc_8_cfg@7580000AL/soc/ibi_ssc_9_cfg@7590000 AZ/soc/vdd_mxa Ab/soc/vdd_mxc Aj/soc/vdd_cxAq/soc/vdd_lpi_mxA|/soc/vdd_lpi_cxA/sw modelcompatible#address-cells#size-cellsspmi-bus0spmi-bus1phandleregreg-names#clock-cellshostremote-hostfifo-sizemtu-sizeirq-outqos-max-ratechannel-nameremote-ssmailbox-area-size-bytesmaster-mailbox-size-bytesmax-tx-pending-itemsis-mastermailbox-desc-starthost-nameidtransportch-nameoptionsprioritystack-sizeintentstx-channelrx-channelhost-idfflagsmax-entriesdestprocirqcore-top-csr-strtcsr-basemutex-offsets-datawonce-offsetsngpioswidthversionegpiogpio-controller#gpio-cellsmuxconfigqcom,sleep-configtimer-nametimer-freqtimer-numtimer-interruptuse-interruptsidmidpmicbidtherm-tbllabelhw-chhw-settleavg-spdec-ratiocal-methodscalingoffsetscale-fcnpull-upasidint-tablepmic-sidgpio-numarr_idhw-common-paramsadctm-hw-paramstrip-rangebase_portnum_portsatidsync_periodlpi_funnellpi_funnel_portport_stmport_lpi_etmport_lpi_stmport_lpi_tpdaport_rscc_tpdaport_audio_tpdaport_sdc_etmport_sdc_itmport_lpi_nocport_aon_cam_nocport_aocport_ddr_lpi_tnocdbg_regspwrdbg_ctrl_regcti_channelscti_triggerstpdm_nametpda_portdatasetcmb_sizetpda_nameport_occupied_masktpda_funnel_nametnoc_idtnoc_funnel_namecti_nameinterrupt-parentinterrupt-controller#interrupt-cellsmessageinterruptsinterrupt-namesllcc-common-regdisable-wrsc-on-preloadscidcore_base_addribi_wrapper_base_addribi_idgpiigpii_irqmgr_irqod_typestatusnum_qupgsi_patcsr_irqgpii_interruptsactiveclock-namesclocksqup_idcommon_base_addrse_wrapper_base_addrcore_frequencyqup_flagsnum_secore_offsetibi_datase_flagsse_indexFIFO_MODEprotocol_supportedinterface_supportedgpi_indexnum_gpi_indexring_size_multipliercore_irqpdc_irqgpio_int_numSE_EXCLUSIVEpinctrl-namespinctrl-0pinctrl-1pinctrl-2pinctrl-3pinctrl-4pinctrl-5pinctrl-6pinctrl-7pinctrl-8pinctrl-9gpi_idxnum_gpi_idxi2c_hubqup_basecommon_offsetcore_freq_hzload_fwibi_baseprotocolse_island_configtre_list_sizeibi_se_indexse_modedfs_modeibi_hw_enableduStructVerpszInstNameuaMasterEApszHwioBaseuHwioBaseOffsetuHwioBasehBamDevuIntIduBamIntIduMyEEsmbus_clksmbus_datauGpioIntNumuaNumEndPointsuaVoltageVotebIsLpiTlmmLAuaEAuDataLineMasknum_device_propstlmm_name_strsvs_npa_stris_masterdefault_clock_gearprog_bam_trustisland_votesubsystem_sleep_votetlmm_offsettlmm_valsvs_npause_gpio_intlog_levelno_retentionnum_local_portslocal_port_baselocal_channel_baseshared_channel_basenum_local_countersis_lpm_used_for_mgr_bam_translpm_mgr_sb_region_baselpm_mgr_sb_region_sizeis_lpm_sat_sb_region_dump_enablelpm_sat_sb_region_baselpm_sat_sb_region_sizeee_assignrevMmpmCoreIdTypeMmpmCoreInstanceIdTypepClientNamepwrCtrlFlagcallBackFlagMMPM_CallbackcbFcnStackSizeregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-init-microvoltqcom,resource-nameqcom,all-pd-regulatorqcom,lpr-enableqcom,drv-idtest_configtest_bool1test_bool2test_vertest_uint8_listtest_uint16test_uint32test_uint32_listtest_uint64test_stringtest_uint8test_uint8_list_emptytest_uint16_listtest_uint16_list_emptytest_uint32_list_emptytest_uint64_listtest_uint64_list_emptyreg_altPD_indicatortest_oem_entryjeita-algafp-cold-degcjeita-hard-cold-degcjeita-hard-hot-degcjeita-hard-hys-degcafp-hot-degcvflt-nominal-mvfcc-nominal-madie-temp-cfgconn-temp-cfgen-aged-batt-comprechg-itermrechg-soc-delta-pctrechg-delta-vflt-mvvflt-comp-mviterm-comp-maen-wlswls-pre-regulatorboost-srcotg-boost-srcwls-tx-cfgext-gpio-boostusb-switchwls-load-switchen-apsd-pwrqc-det-cfgdam-hc-overrideapsd-rerun-cfgdam-aicl-cfgen-ufcsen-dam-qc-usbinstanceslave-addrforce-eoc-5vptm-cfg-1sse-idxse-int-numse-flagstlmm-gpio-numpmic-gpio-numpmic-idxufcs-flagssnk-max-mvsnk-max-mavdm-limit-cfgwd-timer-cfg-mswd-timer-pet-mshw-versionsw-versionen-chg-lmtcharge-end-thresholdcharge-start-thresholdsmb-intf-cfgi2c-instancesmb-m-addrsmb-s-addrsmb-r-addrstruct-verplat-idis-test-modetest-mode-flagchg-heartbeat-timer-msdischg-heartbeat-timer-mspoll-timer-mschg-done-timer-msvbatt-avg-sample-sizeen-linear-socsoc-conv-ptmin-linear-socwd-bark-timer-mswd-bite-timer-msgen-test-interfaceen-stepchg-jeitaiterm-mabmd-src-selen-behbeh-debug-boardbeh-normal-battbeh-smart-auth-statebeh-unknown-statebeh-batt-miss-statebeh-invalid-statebeh-afp-statedbg-rid-cfgnormal-rid-cfgsmart-rid-cfgchg-table-maxesd-timer-msesd-voltage-mvesd-init-socen-batt-authbatt-auth-timeout-sbatt-auth-checktimer-msbatt-unauth-charging-actionbatt-auth-public-key-lenbatt-auth-challenge-lenbatt-auth-response-lenbatt-auth-public-keyen-batt-auth-bsi-chipattributesconn-numen-alt-modebc-verpd-vertypec-verop-modeproviderconsumerdfp-swap-enufp-swap-ensrc-swap-ensnk-swap-enext-op-modeport-idxen-pden-panpd-revsnk-cap-sizesnk-caps-pdossnk-max-voltage-mvsnk-max-current-masnk-pwr-eval-algsnk-max-pwr-uwsrc-max-voltage-mvsrc-max-current-masrc-max-pwr-uwsrc-cap-sizesrc-caps-pdosen-ppsen-vconn-swapen-fr-swapen-vdm-altmodeen-vdm-cable-discoveryslow-charge-thrmismatch-thrdrp-pps-supportmpm-snk-time-msmpm-src-time-mspan-ack-tmout-msbatt-cap-vidbatt-pidsrc-cap-ext-cfgen-lpden-fodrsbu-thr-kohmholdoff-time-mscooldown-time-smitigation-current-masink-periodic-lpdcompbox-imp-cfg-sizesbu1-imp-kohmsbu2-imp-kohmcc1-imp-kohmcc2-imp-kohmdp-imp-kohmdm-imp-kohmfod-cc1-imp-kohmfod-cc2-imp-kohmen-snken-srcdam-gpio-endam-pmic-idxdam-pmic-gpio-numen-dam-srcsrc-rp-valen-audio-adapusb-switch-notify-envbus-rampdown-wait-msvbus-default-mvvbus-init-step-mvvconn-src-selvdo-headercert-stateproductdfp-productufp-productsop-discover-respvph-min-mvfvss-entry-delta-mvfvss-vbatt-filt-tau-usfcss-entry-delta-mafcss-ibatt-filt-tau-ushold-soc-1-pctcl-learn-min-delta-soccl-wt-learnsoh-tbat-range-degcsoh-soc-rangeignore-shdn-soc-parampon-debug-fifo-counthpm-fifo-lenvbatt-empty-1svbatt-empty-2sen-split-profileseperate-2p-battvbat-cut-off-mvibatt-cutoff-min-marconn-mohmibatt-full-delta-maimage_idxeic_crash_enableeic_crash_typeeic_crash_delaypd_timeout_exit_msecthreshold_timeout_secnum_pdrs_logpd_binary_local_pathpd_binary_remote_pathpd_namepd_mon_install_attrpd_mon_image_sw_idsubdomain_namepd_mon_restart_enablepd_mon_dump_disablercinit_term_err_fatal_enablercinit_term_timeoutrcinit_term_timeout_group_0rcinit_term_timeout_group_1rcinit_term_timeout_group_2rcinit_term_timeout_group_3rcinit_term_timeout_group_4rcinit_term_timeout_group_5rcinit_term_timeout_group_6rcinit_term_timeout_group_7rcinit_term_latency_enableimage_idservice_idinstance_idqdss_service_idpram_namept_namewdog_irq_numerr_irq_numcode_ram_addrdata_ram_addrcode_ram_sizedata_ram_sizepram_addrssc_sdc_physpool_addrssc_sdc_physpool_sizeipcmem_physpool_addripcmem_physpool_sizediag_cmd_request_fdiag_start_stress_test_fdiag_stress_test_loopbackdiag_legacy_health_count_basediag_get_max_req_pkt_lendiag_delay_health_count_basediag_dcm_cmd_reg_test_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_flow_control_count_basediag_dsm_chained_count_basediag_get_cmd_reg_tbldiag_subsys_mask_retrieval_basediag_f3_trace_set_configdiag_tx_mode_configdiag_stress_test_delayed_rspdiag_drop_threshold_configdiag_query_enablediag_get_time_apidiag_get_drop_perdiag_uimage_health_statsdiag_start_stress_test_adv_fdiag_health_stats_basediag_get_set_drain_paramdiag_set_drain_propdiag_health_report_configdiag_get_set_client_settingsdiag_lock_buffer_apidiag_instance_id_basediag_err_ulog_sizediag_debug_ulog_sizediag_cmd_ulog_sizediag_data_ulog_sizediag_qdss_ulog_sizediag_ctrl_ulog_sizediag_listener_ulog_sizediag_sendbuf_dbg_ulog_sizediag_mpd_drain_timer_lendiag_mpd_buf_commit_thresh_perdiag_mpd_buf_drain_thresh_perdiag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_drain_timer_lendiag_event_send_maxdiag_event_heap_sizediag_ctrl_send_buf_sizediag_ctrl_read_buf_sizediag_cmd_read_buf_sizediag_event_sec_heap_sizediag_dci_read_buf_sizediag_rsp_heap_sizediag_heap_sizediag_f3_trace_buf_sizediag_buf_sizediag_rsp_alloc_retry_timer_lendiag_mask_notify_timer_lendiag_tx_sleep_threshold_defaultdiag_tx_sleep_time_defaultdiag_core_pd_drain_thresholddiag_sio_timeout_timer_lendiag_cmd_read_tout_timer_lendiag_max_active_listenersdiag_many_drain_per_markdiag_few_drain_per_markdiag_hdlc_pad_lendiag_stress_task_sleep_completediag_buf_commit_thresholddiag_buffer_default_lock_statediag_drop_flow_cnt_incrdiag_drop_per_step_maxdiag_drop_per_threshold_maxdiag_deferrable_timerdiag_deferrable_timer_exdiag_send_data_buf_size_maxdiag_min_send_data_sizediag_msg_fmt_str_arg_sizediag_event_rpt_pkt_len_size_nrtdiag_event_rpt_pkt_size_nrtdiag_event_send_max_nrtdiag_event_timer_len_nrtdiag_tx_sleep_threshold_nrtdiag_tx_sleep_time_nrtdiag_drain_timer_len_nrtdiagbuf_commit_threshold_nrtdiag_mpd_commit_thresh_nrt_perdiag_uimage_drain_timer_lendiag_uimage_buf_high_per_wmdiag_uimage_f3_trace_buf_sizediag_uimage_pooldiag_uimage_test_pooldiag_early_log_controldiag_early_log_maskdiag_early_event_maskdiag_early_message_maskdiag_f3_trace_controldiag_f3_trace_detail_maskdiag_f3_trace_versionGlbCtxtHWMutexNumberTHREAD_NUMBEROVERHANG_VOTE_TIMEOUT_MSDEBUG_LEVELbaseAddrphysAddrcoreIdpwrDomaincoreClockInstancesmasterBusPortInstancesslaveBusPortInstancesnumInstancesmemIdclkIdclkTypeclkCntlTypeclkNameclkSrcIdmemoryIdportConnectionbusClkregProgClocksicbarbMasteraccessPorticbarbSlavemasterPortslavePortpwrDomainNamepwrDomainTypeintrReinitTriggerintrReinitDonesecurityClocksminclientNumrouteshw_instancemasterIcbPortslaveIcbPortindex0index1index2index3index4index5index6index7index8index9index10llccsscid-mapping-regclientsdump-poolsgcclpass_aon_cclpass_aon_mx_cclpass_audio_cclpass_core_cclpass_lpmla_ccscclpass_cestatlmmqup2_se0_l0ibi_i3c_qup2_se0_sdaqup2_se0_l1ibi_i3c_qup2_se0_sclqup2_se0_l2qup2_se0_l3qup2_se1_l0ibi_i3c_qup2_se1_sdaqup2_se1_l1ibi_i3c_qup2_se1_sclqup2_se1_l2qup2_se1_l3qup2_se2_l0ibi_i3c_qup2_se2_sdaqup2_se2_l1ibi_i3c_qup2_se2_sclqup2_se2_l2qup2_se3_l0ibi_i3c_qup2_se3_sdaqup2_se2_l6qup2_se3_l1ibi_i3c_qup2_se3_sclqup2_se2_l4qup2_se3_l2qup2_se2_l3qup2_se3_l3qup2_se2_l5qup2_se4_l0qup2_se4_l1qup2_se4_l2qup2_se4_l3qup2_se5_l0qup2_se5_l1qup2_se5_l2qup2_se5_l3qup2_se5_l6qup2_se6_l0qup2_se6_l1qup2_se6_l2qup2_se6_l3qup2_se7_l0ibi_i3c_qup2_se7_sdaqup2_se7_l1ibi_i3c_qup2_se7_sclqup2_se7_l2qup2_se7_l3qup1_se0_l0ibi_i3c_qup1_se0_sdaqup1_se0_l1ibi_i3c_qup1_se0_sclqup1_se0_l2qup1_se0_l3qup1_se1_l0ibi_i3c_qup1_se1_sdaqup1_se1_l1ibi_i3c_qup1_se1_sclqup1_se1_l2qup1_se1_l3qup1_se2_l0qup1_se2_l1qup1_se2_l2qup1_se2_l3qup1_se3_l0qup1_se3_l1qup1_se3_l2qup1_se3_l3qup1_se4_l0ibi_i3c_qup1_se4_sdaqup1_se4_l1ibi_i3c_qup1_se4_sclqup1_se4_l2qup1_se4_l3qup1_se5_l0qup1_se5_l1qup1_se5_l2qup1_se5_l3qup1_se6_l0qup1_se6_l1qup1_se6_l2qup1_se6_l3qup1_se7_l0qup1_se7_l1qup1_se7_l2qup1_se7_l3qup1_se2_l4qup1_se2_l5qup1_se2_l6top_qup1_se0_i2c_activetop_qup1_se0_i2c_sleeptop_qup1_se0_spi_activetop_qup1_se0_spi_sleeptop_qup1_se0_uart_activetop_qup1_se0_uart_sleeptop_qup1_se1_i2c_activetop_qup1_se1_i2c_sleeptop_qup1_se1_spi_activetop_qup1_se1_spi_sleeptop_qup1_se1_uart_activetop_qup1_se1_uart_sleeptop_qup1_se2_i2c_activetop_qup1_se2_i2c_sleeptop_qup1_se2_spi_activetop_qup1_se2_spi_sleeptop_qup1_se2_uart_activetop_qup1_se2_uart_sleeptop_qup1_se3_i2c_activetop_qup1_se3_i2c_sleeptop_qup1_se3_spi_activetop_qup1_se3_spi_sleeptop_qup1_se3_uart_activetop_qup1_se3_uart_sleeptop_qup1_se4_i2c_activetop_qup1_se4_i2c_sleeptop_qup1_se4_spi_activetop_qup1_se4_spi_sleeptop_qup1_se4_uart_activetop_qup1_se4_uart_sleeptop_qup1_se5_i2c_activetop_qup1_se5_i2c_sleeptop_qup1_se5_spi_activetop_qup1_se5_spi_sleeptop_qup1_se5_uart_activetop_qup1_se5_uart_sleeptop_qup1_se6_i2c_activetop_qup1_se6_i2c_sleeptop_qup1_se6_spi_activetop_qup1_se6_spi_sleeptop_qup1_se6_uart_activetop_qup1_se6_uart_sleeptop_qup1_se7_i2c_activetop_qup1_se7_i2c_sleeptop_qup1_se7_spi_activetop_qup1_se7_spi_sleeptop_qup1_se7_uart_activetop_qup1_se7_uart_sleeptop_qup2_se0_i2c_activetop_qup2_se0_i2c_sleeptop_qup2_se0_spi_activetop_qup2_se0_spi_sleeptop_qup2_se0_uart_activetop_qup2_se0_uart_sleeptop_qup2_se1_i2c_activetop_qup2_se1_i2c_sleeptop_qup2_se1_spi_activetop_qup2_se1_spi_sleeptop_qup2_se1_uart_activetop_qup2_se1_uart_sleeptop_qup2_se2_i2c_activetop_qup2_se2_i2c_sleeptop_qup2_se2_spi_activetop_qup2_se2_spi_sleeptop_qup2_se2_uart_activetop_qup2_se2_uart_sleeptop_qup2_se3_i2c_activetop_qup2_se3_i2c_sleeptop_qup2_se3_spi_activetop_qup2_se3_spi_sleeptop_qup2_se3_uart_activetop_qup2_se3_uart_sleeptop_qup2_se4_i2c_activetop_qup2_se4_i2c_sleeptop_qup2_se4_spi_activetop_qup2_se4_spi_sleeptop_qup2_se4_uart_activetop_qup2_se4_uart_sleeptop_qup2_se5_i2c_activetop_qup2_se5_i2c_sleeptop_qup2_se5_spi_activetop_qup2_se5_spi_sleeptop_qup2_se5_uart_activetop_qup2_se5_uart_sleeptop_qup2_se6_i2c_activetop_qup2_se6_i2c_sleeptop_qup2_se6_spi_activetop_qup2_se6_spi_sleeptop_qup2_se6_uart_activetop_qup2_se6_uart_sleeptop_qup2_se7_i2c_activetop_qup2_se7_i2c_sleeptop_qup2_se7_spi_activetop_qup2_se7_spi_sleeptop_qup2_se7_uart_activetop_qup2_se7_uart_sleeplpi_tlmmslimbus_clkslimbus_dataslimbus_default_gpio_cfgssc_tlmmssc_qupv3_se0_0ssc_qupv3_se0_1ssc_qupv3_se1_0ssc_qupv3_se1_1ssc_qupv3_se2_0ssc_qupv3_se2_1ssc_qupv3_se2_2ssc_qupv3_se4_4ssc_qupv3_se2_3ssc_qupv3_se4_5ssc_qupv3_se3_0ssc_qupv3_se2_4ssc_qupv3_se3_1ssc_qupv3_se2_5ssc_qupv3_se4_0ssc_qupv3_se4_1ssc_qupv3_se4_2ssc_qupv3_se4_3ssc_qupv3_se5_2ssc_qupv3_se5_0ssc_qupv3_se1_2ssc_qupv3_se5_3ssc_qupv3_se5_1ssc_qupv3_se1_3ssc_qupv3_se6_0ssc_qupv3_se6_2ssc_qupv3_se10_2ssc_qupv3_se6_1ssc_qupv3_se6_3ssc_qupv3_se10_3ssc_qupv3_se7_2ssc_qupv3_se7_0ssc_qupv3_se7_3ssc_qupv3_se7_1ssc_qupv3_se8_0ssc_qupv3_se8_1ssc_qupv3_se9_0ssc_qupv3_se9_1ssc_qupv3_se10_0ssc_qupv3_se10_1ssc_qupv3_se11_0ssc_qupv3_se11_1ssc_qupv3_se11_2ssc_qupv3_se11_3ssc_qupv3_se12_0ssc_qupv3_se12_1ssc_qupv3_se13_0ssc_qupv3_se13_1ssc_qupv3_se13_2ssc_qupv3_se13_3ssc_qupv3_se14_0ssc_qupv3_se14_1qup_ssc0_i2c_activequp_ssc0_i2c_sleepqup_ssc0_i3c_activequp_ssc0_i3c_sleepqup_ssc0_i3c_ibi_activequp_ssc0_i3c_ibi_sleepqup_ssc1_i2c_activequp_ssc1_i2c_sleepqup_ssc1_i3c_activequp_ssc1_i3c_sleepqup_ssc1_i3c_ibi_activequp_ssc1_i3c_ibi_sleepqup_ssc1_spi_activequp_ssc1_spi_sleepqup_ssc1_uart_activequp_ssc1_uart_sleepqup_ssc2_i2c_activequp_ssc2_i2c_sleepqup_ssc2_i3c_activequp_ssc2_i3c_sleepqup_ssc2_i3c_ibi_activequp_ssc2_i3c_ibi_sleepqup_ssc2_spi_activequp_ssc2_spi_sleepqup_ssc2_uart_activequp_ssc2_uart_sleepqup_ssc3_i2c_activequp_ssc3_i2c_sleepqup_ssc3_i3c_activequp_ssc3_i3c_sleepqup_ssc3_i3c_ibi_activequp_ssc3_i3c_ibi_sleepqup_ssc4_i2c_activequp_ssc4_i2c_sleepqup_ssc4_spi_activequp_ssc4_spi_sleepqup_ssc4_uart_activequp_ssc4_uart_sleepqup_ssc5_i2c_activequp_ssc5_i2c_sleepqup_ssc5_i3c_activequp_ssc5_i3c_sleepqup_ssc5_i3c_ibi_activequp_ssc5_i3c_ibi_sleepqup_ssc5_uart_activequp_ssc5_uart_sleepqup_ssc6_i2c_activequp_ssc6_i2c_sleepqup_ssc6_i3c_activequp_ssc6_i3c_sleepqup_ssc6_i3c_ibi_activequp_ssc6_i3c_ibi_sleepqup_ssc6_uart_activequp_ssc6_uart_sleepqup_ssc7_i2c_activequp_ssc7_i2c_sleepqup_ssc7_uart_activequp_ssc7_uart_sleepqup_ssc8_i2c_activequp_ssc8_i2c_sleepqup_ssc8_i3c_activequp_ssc8_i3c_sleepqup_ssc8_i3c_ibi_activequp_ssc8_i3c_ibi_sleepqup_ssc9_i2c_activequp_ssc9_i2c_sleepqup_ssc9_i3c_activequp_ssc9_i3c_sleepqup_ssc9_i3c_ibi_activequp_ssc9_i3c_ibi_sleepqup_ssc10_i2c_activequp_ssc10_i2c_sleepqup_ssc10_spi_activequp_ssc10_spi_sleepqup_ssc10_uart_activequp_ssc10_uart_sleepqup_ssc11_i2c_activequp_ssc11_i2c_sleepqup_ssc11_spi_activequp_ssc11_spi_sleepqup_ssc11_uart_activequp_ssc11_uart_sleepqup_ssc12_i2c_activequp_ssc12_i2c_sleepqup_ssc13_i2c_activequp_ssc13_i2c_sleepqup_ssc13_i3c_activequp_ssc13_i3c_sleepqup_ssc13_i3c_ibi_activequp_ssc13_i3c_ibi_sleepqup_ssc13_spi_activequp_ssc13_spi_sleepqup_ssc13_uart_activequp_ssc13_uart_sleepqup_ssc14_i2c_activequp_ssc14_i2c_sleepqup_ssc14_i3c_activequp_ssc14_i3c_sleepqup_ssc14_i3c_ibi_activequp_ssc14_i3c_ibi_sleepSystemTimerWakeUpTimerpmic0therm_tablein_fun0swao_funlpi_fun0lpi_fun1lpasslpi_rscclpi_audiointcsystemcache0ibi_ssc_0_cfgibi_ssc_1_cfgibi_ssc_2_cfgibi_ssc_3_cfgibi_ssc_4_cfgibi_ssc_5_cfgibi_ssc_6_cfgibi_ssc_7_cfgibi_ssc_8_cfgibi_ssc_9_cfgvdd_mxavdd_mxcvdd_cxvdd_lpi_mxvdd_lpi_cxsw 8(Rx qcom,pakala qcom,pakala soc ,sw,corecpt_boot_testPD_Access_control4WOEM_Flavor_ValidationAdebugtoolstms_diagqcom,tms_diagPeic qcom,eicYjyZversion_tblqcom,image_version_tbl_idxmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config#powerqdsp_pmpdqcom,pd-charger-processdiagqcom,charger_user_diagcfgdiagcfg_cmdwx= .PIWb {diagcfg_param 12E[x- __symbols__K/socO/sw modelcompatible#address-cells#size-cellsphandlePD_indicatortest_oem_entryimage_ideic_crash_enableeic_crash_typeeic_crash_delayimage_idxservice_idinstance_idQDI_QDSP_PM_USER_IDdiag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizediag_uimage_mpd_buf_sizediag_uimage_f3_trace_buf_sizesocsw 8 (  qcom,pakala qcom,pakala soc ,cxstmtrace@37000000qcom,stmtrace478B@lpistmtrace@7100000qcom,stmtrace48B@sw,corecpt_boot_test L`Xctest1nw Xc*My Secret Message, Please keep it secret!test2test_typeswU 󵳥U#44VxeC!((穣4VxܺvT29test_pic_3 qcom,picP test_uart1 qcom,uartP  Xbaserxtxtest_uart2 qcom,uartP PD_Access_controlbUOEM_Flavor_Validationodebugtoolstms_diagqcom,tms_diag~eic qcom,eicZversion_tblqcom,image_version_tbl_idxmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config!debugtraceqcom,debugtrace powerqdsp_pmpdqcom,pd-audio-processdiagqcom,audio_user_diagcfgdiagcfg_cmdg i==Xl diagcfg_param  &;Wo2 8Rk AUDIO_ISLAND_TCM_PHYSPOOLQSH_ISLAND_POOL__symbols__/soc/sw modelcompatible#address-cells#size-cellsphandleregbase_portnum_portstest_configtest_bool1test_bool2test_vertest_uint8_listtest_uint16test_uint32test_uint32_listtest_uint64test_stringtest_uint8test_uint8_list_emptytest_uint16_listtest_uint16_list_emptytest_uint32_list_emptytest_uint64_listtest_uint64_list_emptyreg_altreg-namesPD_indicatortest_oem_entryimage_ideic_crash_enableeic_crash_typeeic_crash_delayimage_idxservice_idinstance_idqdss_service_idQDI_QDSP_PM_USER_IDdiag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizediag_uimage_mpd_buf_sizediag_uimage_f3_trace_buf_sizediag_uimage_pooldiag_uimage_test_poolsocsw h8(G qcom,pakala qcom,pakala soc ,cxstmtrace@37000000qcom,stmtrace478@B@lpistmtrace@7100000qcom,stmtrace48@B@sw,corecpt_boot_testPD_Access_controlLXOEM_Flavor_ValidationYdebugtoolstms_diagqcom,tms_diagheic qcom,eicqZversion_tblqcom,image_version_tbl_idxdebugtraceqcom,debugtrace powerqdsp_pmpdqcom,pd-qsh-processmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config"productssdcloaderqcom,sdcloadersdc_params<,asdc_physpool6Lb'Pwdiagqcom,sensor_user_diagcfgdiagcfg_cmdhj=0 I'diagcfg_param`s 2)Fey QSH_ISLAND_POOL*QSH_ISLAND_POOL__symbols__@/socD/sw modelcompatible#address-cells#size-cellsphandleregbase_portnum_portsPD_indicatortest_oem_entryimage_ideic_crash_enableeic_crash_typeeic_crash_delayimage_idxqdss_service_idQDI_QDSP_PM_USER_IDinstance_idwdog_irq_numerr_irq_numcode_ram_addrdata_ram_addrcode_ram_sizedata_ram_sizepram_addrssc_sdc_physpool_addrssc_sdc_physpool_sizeipcmem_physpool_addripcmem_physpool_sizediag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizediag_uimage_mpd_buf_sizediag_uimage_f3_trace_buf_sizediag_uimage_pooldiag_uimage_test_poolsocsw 8(P qcom,pakala qcom,pakala soc ,sw,corecpt_boot_testPD_Access_control4`OEM_Flavor_ValidationAdebugtoolsversion_tblqcom,image_version_tbl_idxPtms_diagqcom,tms_diagZPeic qcom,eicctZpowerqdsp_pmpdqcom,pd-ois-processmprocqmiqcsiqcom,qmi_qcsi_user_pd_configqmi_qcsi_ping_server_config$diagqcom,ois_user_diagcfgdiagcfg_cmd{|=.Ib {diagcfg_param 12E[x__symbols__/soc/sw modelcompatible#address-cells#size-cellsphandlePD_indicatortest_oem_entryimage_idximage_ideic_crash_enableeic_crash_typeeic_crash_delayQDI_QDSP_PM_USER_IDservice_idinstance_iddiag_test_cmd_fdiag_v2_test_cmd_fdiag_legacy_health_count_basediag_ulogdiag_processor_iddiag_subsys_id_basediag_lsm_cmd_reg_test_basediag_get_set_drain_paramdiag_f3_trace_set_configdiag_health_stats_basediag_err_ulog_sizediag_debug_ulog_sizediag_qdss_ulog_sizediag_logtracker_ulog_sizediag_event_timer_lendiag_event_rpt_pkt_len_sizediag_event_rpt_pkt_sizediag_event_send_maxdiag_multipd_buf_sizediag_multipd_event_heap_sizediag_send_buf_size_data_userpddiag_lsm_stack_sizediag_stress_task_sleep_completediag_deferrable_timerdiag_deferrable_timer_exdiag_msg_fmt_str_arg_sizesocsw H8H( h SVUӌAWb8y918j{rԍ7"~*hZppgW@x'W\Wnp)OU+7f<'lyl0e0%p)s͞5t1Ob{ޑ7ODl%w~׋u1tTuQvrn`ưfn)R9y000 *H=01 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0 260402061645Z 460328061645Z0f1 0 UUS10U California10USecTools Test User10U SecTools10U San Diego0v0*H=+"b 6atU3Koº3rA <3@qb0UwDM2@tXϙL0U00 U0 *H=i0f1‚_H9<} ͣb:v࣮^6+<[61ftWzcvž$ֱ(9 @n)f>F߲400N0 *H=01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0 160321215211Z 360316215211Z01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0v0*H=+"b3x~ ҩ/פ{Pyjh`7_줎j^K1o$lTg ]ء[SQq6 /PZoT:ާ%i1>}`<0:0Uoq' s ֟>qb0 U00 U0 *H=h0e0u(C9uT(&\LGaT׍),$W