Warning: file_get_contents(https://raw.githubusercontent.com/Den1xxx/Filemanager/master/languages/ru.json): failed to open stream: HTTP request failed! HTTP/1.1 404 Not Found
in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 88
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 215
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 216
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 217
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 218
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 219
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 220
ELF @ @ 8 8 8 \ \ \ \ `i `i d d hy hy # l l pS pS w T T @ @ ` X X CFGL \ \ /A007_8_0100_0_dcb.bin ` /A007_8_0100_1_dcb.bin d /A007_8_0200_0_dcb.bin h /A007_8_0200_1_dcb.bin l! pS pre-ddr-lassen-1.0.dtb t @ post-ddr-lassen-1.0.dtb Pd@h 8 x | L x h p !
(!
8! @!>
+0 h<AP hAX A[pdf fH @
Y # f
I
) m 0 8
D _ ' pL < /
"
"
"
03
@D
PU
`f
pw
` 6 ` ` ` ` ` ` ` ` ` ` ` ` -- -- -- -- -- -- -- -- -- -- -- -- &
& &
& 0 0 0 0 A A A A K K K K 8& 8& ?
@ @
? ? Nop
op
D PLL Pre-Cal PLL Precal DCC 0 PLL DCC Monitor DCC 0 CLKIO DCC Monitor Write Level WCK2CK DCC 1 DRAM DCC DCC 2 RDT4 DCC Monitor RCW RCW CDC/Full Cycle Sweep LowSpeed DIT tWCK2DQI (DIT) CBT CBT Read DQ PBIT Read Global Vref CDC-2D Read Local Vref CDC-2D Read RDQS CDC CF Read RD_Matched_1TV Read RD_Matched_1UV Read RD_Matched_2OV Read PHY_TRN_RD_TV_Modify Read RD_Matched_3RDQDCC Read PHY_Trn_LP5_DRAM_DCA Read RDT4 DCC Monitor Read RD_Matched_4RDQS_PB Read PHY_TRN_RD_TV_Modify Read RD_Matched_3RDQDCC Read RD_Matched_4RDQS_PB Read RD_Matched_4RDDQS Read PHY_SED_RD Read PHY_TRN_RD_TV_Modify Read READ Scaling Read Latch LatchRX DQ PBIT Read Latch LatchRX Global Vref HighSpeed DIT DIT - Periodic Training Write DRAM_LP5_WR_Vref Write LP5_WR_CPY_DVref_Upr_FSP Write PHY_Trn_WR_FCD Write PHY_Trn_WR_HCD Write PHY_Trn_LP5_WR_DCC_CDC Write PHY_SED_LP5_WR_Print Write Low Freq DQ CDC perbit Unused Unused Unused Unused Unused Unused Unused Unused FFF(( FFF(( FFF(( FFF(( FFF(( FFF(( FFF(( FFF(( FFF(( F(( F(( F(( F(( @ @ @ P P @ @ @ 0 0 @
Y # f
I
) m 0 8
D _ ' pL < / 8& 8&
S2A.v , S2A.m S3A.v <<< S3A.m L11A.v L11A.m L15A.v L15A.m L8A.v L8A.m L3A.v L3A.m S1A.m IşƟǟȟ@IAP\ @IAP\ @IAC ɀ ɀ@@ ɀ@ɀ @ɀɁ ɀ @ @ @ @ ɀ Ɂ ɀ ɀ @@ @ ɀ ɀ ɀ ɀ ɀ @ @IAC ɀ ɀ@@ ɀ@ɀ @ɀɁ ɀ @ @ @ @ ɀ Ɂ ɀ ɀ @@ @ ɀ ɀ ɀ ɀ ɀ @ @IAC ɀ ɀ ɀ ɀɀ ɀɀ ɀɀ ɀ @ @IAC ɀɀ ɀɀ ɀɀ ɀ @ @IAC Ɂ ɀ Ɂ ɀ@ @IAC @ ɀ @ ɀ ɀ ɀ ɀ ɀ ɀ ɀ ɀ @ ɀ ɀ ɀ@@ ɀ@ɀ @ @ɀɁ ɀ @ @ @ ɀ @ Ɂ ɀ@ @ ɀ @ ɀ Ɂ ɀ ɀ ɀ ɀ Ɂ ɀ Ɂ ɀ ɀ Ɂ ɀ @ @ Ɂ ɀ @IAC ɀɀ ɀɀ ɀɀ ɀ @ @ IACɪɭɁ〟!'8 c!'8 c ".2 b".2 b ( 0 8 ww@ H P WUuwX ww` d h l p x @wwHp x ww ww ww 3 ` ` ` ` ` ̀
8"
*
! H
8"L
P
* T
\
`
t
8"x
|
*
́
Ё
,
0
4
8
L
P
T
X
h
x
!
Ȃ
<
! H
L
P
T
X
l
! x
|
?
? T
\
@`
x
x
* 2
x
$
* 2(
x,
0
* 2D
H
L
P
# T
(
U
(
a,
,0
) `
$
a" (
)2$
a" (
)2 $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d ( 0 8 @ H P X ` h p x $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d ( 0 8 @ H P X ` h p x ( 0 8 @ H P X ` h p x ( 0 8 < @ H P X ` h p x Ȕ Д ؔ
$
@
H
P
X
$ @ H P X ` $ @ H $ @ H P X 0 ( 0 0 $0 @0 H0 @ @ @ $@ @@ H@ P@ X@ `@ h@ p@ x@ P ( P P $P @P HP ` ` ` $` @` H` p p p $p @p Hp Pp Xp $ @ H P X XP
$ ( , @ D H L ` d h @l 0 $ ( , @ D H L ` d h l $ ( , 0 4 8 < @ D H L P T X \ ` d h l p t x | $ ( , 0 4 8 < @ D 0
H P T a X p x 3 @ H P 3 X ` h t @ ( $ 4T!( 4
0 6D $ ( 0 < D L T \ d l t | $ P, 6D0 < L & @ H
` 6D L $ 0 & 4 @ 8 @ D L T \ d l t | $ , 4 4d8 D < PU P 4D $ 1 6sQ < ( PU , P0 4 8 4D < @ $
(
4
1<
6sQ@
D
L
<
PU
P
4D
( , 1 6sQ $ < 0 PU 4 P8 < @ 4D D H ,
0
<
1D
6sQH
L
T
1
PU
P
4D
0 1 6sQ $ @9 q @A " h P @ ( ! ! $! 4T!(! ,! 4 4! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! " " "
" " 0" 6D" " # # # # # $# (# 0# <# D# L# T# \# d# l# t# |# # # $ $ $$ P,$ 6D0$ <$ $ $ L $ $ $ $ $ $ & $ @ $ H $ $ $ $ $ $ $ $ % %
% % % % `% 6D% % & & L & & $& 0& & 4& @ 8& @ D& L& T& \& d& l& t& |& & & & ' $' ,' 4' 4d8' D' ' ' < ' PU ' P' ' ' 4D ' ' ( $( ( ( ( 1( 6sQ( ( ( ) ) ) ) < () PU ,) P0) 4) 8) 4D <) @) ) ) $* (* 4* 1<* 6sQ@* D* L* * * * * < * PU * P* * * 4D * * (+ ,+ + + + 1+ 6sQ+ + + , , , $, < 0, PU 4, P8, <, @, 4D D, H, , , ,- 0- <- 1D- 6sQH- L- T- - - - - 1 - PU - P- - - 4D - - 0. . . . 1. 6sQ. . . / $/ 8 8 @9 8 8 8 q 9 @A9 " h> > P? ? @ @ @ $@ H@ L@ T@ 5 \@ h@ t@ @ @ 4 @ @ 4 @ @ @ @ @ @ A 5 A A A A A ,A 4A 8A 6 @A DA HA `A dA A A A A 5 A A A A A A A A 6 A A A B B 4B XB \B dB 5 hB lB pB tB xB &@ B B B 6 B B B B B C C C 5 C C C (C &@ E F G H I J K RTV (,-.4
E F G H I J K (bv 8 h | M "$x h%P % %h (&
8&
H&8'
'
' '>
1 7x x@(EP xE@ E#`ipqt tH @
Y # f
I
) m 0 8 pL < /
" " "
03
@D
PU
`f
pw
` ` ` ` ` ` ` ` ` ` ` ` ` A A A A K K K K 8& ? ? @ @ ? @ @
! " A B C D E G I T U V W X Y Z [ \ b l m n o p q r s t u v w x y z { | } ~ $./0123456789:;<=>?@ABCDEdefghjlwxyz{|}~ &'()*,.9:;<=>?@AGQRSTUVWXYZ[\]^_`abcdefgh !"#$%&'()*IJKLMOQ\]^_`abcdjtuvwxyz{|}~opqr
!"ABCDEGITUVWXYZ[\blm n o p q r s t u v w x y z { | } ~ $./0123456789:;<=>?@ABCDEdefghjlwxyz{|}~ &'()*,.9:;<=>?@AGQRSTUVWXYZ[\]^_`abcdefghꂒ !"#$%&'()*IJKLMOQ\]^_`abcdjtuvwxyz{|}~opqr
,GHIJXstuv # $ % & 4 O P Q R ` { | } ~
'
(
8
9
I
J
Z
[
BD PLL Pre-Cal PLL Precal DCC PLL GHS DCC Monitor DCC 0 PLL DCC Monitor DCC 0 CLKIO DCC Monitor Write Level WCK2CK DCC 1 DRAM DCC DCC 2 RDT4 DCC Monitor RCW RCW CDC/Full Cycle Sweep LowSpeed DIT tWCK2DQI (DIT) CBT CBT Read PXI_RD_Training_Config Read RD_Matched_1TV Read RD_Matched_1UV Read RD_Matched_2OV Read PHY_TRN_RD_TV_Modify Read RD_Matched_3RDQDCC Read RD_Matched_4RDQS_PB Read RD_Matched_4RDDQS Read READ Scaling Read PHY_SED_RD Read PHY_SED_WB_RD Read PHY_SED_RD_LowFreq HighSpeed DIT DIT - Periodic Training Write PXI_WR_Training_Config Write DRAM_LP5_WR_Vref Write DRAM_LP5_WR_VMod Write LP5_WR_CPY_DVref_Upr_FSP Write PHY_Trn_WR_FCD Write PHY_Trn_WR_HCD Write PHY_Trn_LP5_WR_DCC_CDC Write Low Freq DQ CDC perbit Write PHY_SED_LP5_WR_Print Write PHY_SED_LP5_WR_WB_Print Write PXI_Post_Training_Config Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused FPP88 FPP88 FPP88 F 88 F 88 FPP88 FPP88 FPP88 F>> F>> F>> F>> F>> 0 0 0 0 0 @ 0 @
Y # f
I
) m 0 8 pL < / 8&
S2A.v , S2A.m S3A.v <<< S3A.m L11A.v L11A.m L15A.v L15A.m L8A.v L8A.m L3A.v L3A.m S1A.m IşƟǟȟ@IAP\ @IAP\ @IAC ɀ ɀ@@ ɀ@ɀ @ɀɁ ɀ @ @ @ @ ɀ Ɂ ɀ ɀ @@ @ ɀ ɀ ɀ ɀ ɀ @ @IAC ɀ ɀ@@ ɀ@ɀ @ɀɁ ɀ @ @ @ @ ɀ Ɂ ɀ ɀ @@ @ ɀ ɀ ɀ ɀ ɀ @ @IAC ɀ ɀ ɀ ɀɀ ɀɀ ɀɀ ɀ @ @IAC ɀɀ ɀɀ ɀɀ ɀ @ @IAC Ɂ ɀ Ɂ ɀ@ @IAC @ ɀ @ ɀ ɀ ɀ ɀ ɀ ɀ ɀ ɀ @ ɀ ɀ ɀ@@ ɀ@ɀ @ @ɀɁ ɀ @ @ @ ɀ @ Ɂ ɀ@ @ ɀ @ ɀ Ɂ ɀ ɀ ɀ ɀ Ɂ ɀ Ɂ ɀ ɀ Ɂ ɀ @ @ Ɂ ɀ @IAC ɀɀ ɀɀ ɀɀ ɀ @ @ IACɪɭɁ〟!'8 c!'8 c ".2 b".2 b ( 0 8 ww@ H P WUuwX ww` d h l p x @wwHp x ww ww ww 3 ` ` ` ` ` ̀
8"
*
! H
8"L
P
* T
\
`
t
8"x
|
*
́
Ё
,
0
4
8
L
P
T
X
h
x
!
Ȃ
<
! H
L
P
T
X
l
! x
|
?
? T
\
@`
x
x
* 2
x
$
* 2(
x,
0
* 2D
H
L
P
# T
(
U
(
a,
,0
) `
$
a" (
)2$
a" (
)2 $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d ( 0 8 @ H P X ` h p x $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d ( 0 8 @ H P X ` h p x ( 0 8 @ H P X ` h p x ( 0 8 < @ H P X ` h p x Ȕ Д ؔ XP
$ ( , @ D H L ` d h @l 0 $ ( , @ D H L ` d h l $ ( , 0 4 8 < @ D H L P T X \ ` d h l p t x | $ ( , 0 4 8 < @ D 0
H P T a X p x 3 @ H P 3 X ` h ( 4 < D L T \ d l t $ 6D( 4
0 6D $ ( 0 < D L T \ d l t | $ P( , 6D0 < L & @ H
` 6D L $ 0 & 4 @ 8 @ D L T \ d l t | $ , 0 4 4d8 D < Wq wvP DF $ , 0 4 8 < @ D H L ! 4Q! A ` < $ ( Wq , wvP0 4 8 DF< @ L
T
\
d
l
t
|
$
@ (
@ 4
Q 8
<
4qQ@
a D
H
d L
<
Wq
wvP
DF
( , 4 8 < @ D H L P T @ @ Q0! 4aQ a d $ < , 0 Wq 4 wvP8 < @ DFD H T \ d l t | $
,
@ 0
@ 4
8
<
sP@
D
4QH
L
P
d T
<
Wq
wvP
DF
0 4 < @ D H L P T X \ @ @ ̃P 4Q d $ 0 @ P ` p @9 q @A " h P ( 4 < D L T \ d l t ! ! ! ! $! 6D(! 4! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! " " "
" " 0" " 6D" " # # # # # $# (# 0# <# D# L# T# \# d# l# t# |# # # $ $ $$ P($ ,$ 6D0$ <$ $ $ L $ $ $ $ $ $ & $ @ $ H $ $ $ $ $ $ $ $ % %
% % % % `% % 6D% % & & L & & $& 0& & 4& @ 8& @ D& L& T& \& d& l& t& |& & & & ' $' ,' 0' 4' 4d8' D' ' ' < ' ' Wq ' wvP' ' ' DF' ' ' ' ' ' ' ' ' ( ( ( $( ,( 0( 4( 8( <( @( D( H( L( ( ( !( ( 4Q!( A ( ( ` ( ) ) ) ) ) ) < $) () Wq ,) wvP0) 4) 8) DF<) @) L)
T)
\)
d)
l)
t)
|)
)
)
) ) ) ) ) ) ) ) ) ) ) ) * $* @ (* @ 4* Q 8* <* 4qQ@* a D* H* d L* * * * * * * < * * Wq * wvP* * * DF* * * * * * * * + + + + (+ ,+ 4+ 8+ <+ @+ D+ H+ L+ P+ T+ + + @ + @ + Q0!+ + 4aQ+ a + + d + , , , , , $, < ,, 0, Wq 4, wvP8, <, @, DFD, H, T, \, d, l, t, |, , , , , , , , , , , , , , , , $- ,- @ 0- @ 4- 8- <- sP@- D- 4QH- L- P- d T- - - - - - - < - - Wq - wvP- - - DF- - - - - - - . . . . . 0. 4. <. @. D. H. L. P. T. X. \. . . @ . @ . . . ̃P. . 4Q. . . d . / / / $/ 6 06 @6 P6 `6 p6 6 6 6 6 6 8 8 @9 8 8 8 q 9 @A9 " h> > P? ? @ @ $@ L@ T@ 7 X@ \@ `@ h@ |@ @ @ 6 @ @ @ @ @ @ @ A 7 A A A A A ,A 4A 8A 6 @A DA HA `A dA A A A 7 A A A A A A A A 6 A A A B B 4B \B dB 7 hB lB pB tB xB &@ B B B 6 B B B B B C C 7 C C C (C &@ E F G H I J K RTV (,-.4
E F G H I J K e 8 h | 0L x P P X h
8
(
8 @ >
*p/ (9=P (>X >`Xp`c cH @
Y # f
I
) m 0 8 I
"
"
"
03
@D
PU
`f
pw
` 6 ` ` ` ` ` ` ` ` ` ` ` ` -- -- -- -- -- -- -- -- -- -- -- -- A A A A K K K K I ? @ @ ? @ @ @ @ Nop
op
D PLL Pre-Cal PLL Precal DCC 0 PLL DCC Monitor DCC 0 CLKIO DCC Monitor Write Level WCK2CK DCC 1 DRAM DCC DCC 2 RDT4 DCC Monitor RCW RCW CDC/Full Cycle Sweep LowSpeed DIT tWCK2DQI (DIT) CBT CBT Read DQ PBIT Read Global Vref CDC-2D Read Local Vref CDC-2D Read RDQS CDC CF Read RD_Matched_1TV Read RD_Matched_1UV Read RD_Matched_2OV Read PHY_TRN_RD_TV_Modify Read RD_Matched_3RDQDCC Read PHY_Trn_LP5_DRAM_DCA Read RDT4 DCC Monitor Read RD_Matched_4RDQS_PB Read PHY_TRN_RD_TV_Modify Read RD_Matched_3RDQDCC Read RD_Matched_4RDQS_PB Read RD_Matched_4RDDQS Read PHY_SED_RD Read PHY_TRN_RD_TV_Modify Read READ Scaling Read Latch LatchRX DQ PBIT Read Latch LatchRX Global Vref HighSpeed DIT DIT - Periodic Training Write DRAM_LP5_WR_Vref Write LP5_WR_CPY_DVref_Upr_FSP Write PHY_Trn_WR_FCD Write PHY_Trn_WR_HCD Write PHY_Trn_LP5_WR_DCC_CDC Write PHY_SED_LP5_WR_Print Write Low Freq DQ CDC perbit Unused Unused Unused Unused Unused Unused Unused Unused FFF(( FFF(( FFF(( FFF(( FFF(( FFF(( FFF(( FFF(( FFF(( F(( F(( F(( F(( @ @ @ P P @ @ @ 0 0 @
@ @ @ @ Y # @ @ f
I
) m 0 8 I
@ @
@ @ I
@ @
S3H.v ,, S3H.m S10C.v S10C.m L3B.v L3B.m S10B.v S10B.m L5B.v L5B.m L6B.v L6B.m S2H.m IşƟǟȟ@IAP\ @IAP\ @IAC ɀ ɀ@@ ɀ@ɀ @ɀɁ ɀ @ @ @ @ ɀ Ɂ ɀ ɀ @@ @ ɀ ɀ ɀ ɀ ɀ @ @IAC ɀ ɀ@@ ɀ@ɀ @ɀɁ ɀ @ @ @ @ ɀ Ɂ ɀ ɀ @@ @ ɀ ɀ ɀ ɀ ɀ @ @IAC ɀ ɀ ɀ ɀɀ ɀɀ ɀɀ ɀ @ @IAC ɀɀ ɀɀ ɀɀ ɀ @ @IAC Ɂ ɀ Ɂ ɀ@ @IAC @ ɀ @ ɀ ɀ ɀ ɀ ɀ ɀ ɀ ɀ @ ɀ ɀ ɀ@@ ɀ@ɀ @ @ɀɁ ɀ @ @ @ ɀ @ Ɂ ɀ@ @ ɀ @ ɀ Ɂ ɀ ɀ ɀ ɀ Ɂ ɀ Ɂ ɀ ɀ Ɂ ɀ @ @ Ɂ ɀ @IAC ɀɀ ɀɀ ɀɀ ɀ @ @ IACɪɭɁ〟!'8 c!'8 c ".2 b".2 b ( 0 8 ww@ H P WUuwX ww` d h l p x @wwHp x ww ww ww 3 ` ` ` ` ` ̀
8"
*
! H
8"L
P
* T
\
`
t
8"x
|
*
́
Ё
,
0
4
8
L
P
T
X
h
x
!
Ȃ
<
! H
L
P
T
X
l
! x
|
?
? T
\
@`
x
x
* 2
x
$
* 2(
x,
0
* 2D
H
L
P
# T
(
U
(
a,
,0
) `
@ D H L $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d ( 0 8 @ H P X ` h p x @ D H L $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d ( 0 8 @ H P X ` h p x ( 0 8 @ H P X ` h p x ( 0 8 < @ H P X ` h p x Ȕ Д ؔ XP
$ ( , @ D H L ` d h @l 0 $ ( , @ D H L ` d h l $ ( , 0 4 8 < @ D H L P T X \ ` d h l p t x | $ ( , 0 4 8 < @ D 0
H P T a X p x 3 @ H P 3 X ` h t @ ( $ 4T!( 4
0 6D $ ( 0 < D L T \ d l t | $ P, 6D0 < L & @ H
` 6D L $ 0 & 4 @ 8 @ D L T \ d l t | $ , 4 4d8 D < PU P 4D $ 1 6sQ < ( PU , P0 4 8 4D < @ $
(
4
1<
6sQ@
D
L
<
PU
P
4D
( , 1 6sQ $ < 0 PU 4 P8 < @ 4D D H ,
0
<
1D
6sQH
L
T
1
PU
P
4D
0 1 6sQ $ @9 q @A " h P @ ( ! ! $! 4T!(! ,! 4 4! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! " " "
" " 0" 6D" " # # # # # $# (# 0# <# D# L# T# \# d# l# t# |# # # $ $ $$ P,$ 6D0$ <$ $ $ L $ $ $ $ $ $ & $ @ $ H $ $ $ $ $ $ $ $ % %
% % % % `% 6D% % & & L & & $& 0& & 4& @ 8& @ D& L& T& \& d& l& t& |& & & & ' $' ,' 4' 4d8' D' ' ' < ' PU ' P' ' ' 4D ' ' ( $( ( ( ( 1( 6sQ( ( ( ) ) ) ) < () PU ,) P0) 4) 8) 4D <) @) ) ) $* (* 4* 1<* 6sQ@* D* L* * * * * < * PU * P* * * 4D * * (+ ,+ + + + 1+ 6sQ+ + + , , , $, < 0, PU 4, P8, <, @, 4D D, H, , , ,- 0- <- 1D- 6sQH- L- T- - - - - 1 - PU - P- - - 4D - - 0. . . . 1. 6sQ. . . / $/ 8 8 @9 8 8 8 q 9 @A9 " h> > P? ? @ @ @ $@ H@ L@ T@ 5 \@ h@ t@ @ @ 4 @ @ 4 @ @ @ @ @ @ A 5 A A A A A ,A 4A 8A 6 @A DA HA `A dA A A A A 5 A A A A A A A A 6 A A A B B 4B XB \B dB 5 hB lB pB tB xB &@ B B B 6 B B B B B C C C 5 C C C (C &@ E F G H I J K RTV (,-.4
E F G H I J K "bXv 8 h | hM 8#@%x %P & &h x&
&
&8'
'
' '>
82P7x @xEP E@ F#ip ru uH @
Y # f
I
) m 0 8 pL < /
" " "
03
@D
PU
`f
pw
` ` ` ` ` ` ` ` ` ` ` ` ` A A A A K K K K 8& ? ? @ @ ? @ @
! " A B C D E G I M T U V W X Y Z [ \ b l m n o p q r s t u v w x y z { | } ~ $./0123456789:;<=>?@ABCDEdefghjlpwxyz{|}~ &'()*,.29:;<=>?@AGQRSTUVWXYZ[\]^_`abcdefgh !"#$%&'()*IJKLMOQU\]^_`abcdjtuvwxyz{|}~opqr
!"ABCDEGIMT U V W X Y Z [ \ b l m n o p q r s t u v w x y z { | } ~ $./0123456789:;<=>?@ABCDEdefghjlpwxyz{|}~ &'()*,.29:;<=>?@AGQRSTUVWXYZ[\]^_`abcdefgh !"#$%&'()*IJKLMOQU\]^_`abcdjtuvwxyz{|}~opqr
&,GHIJRXstuv~ # $ % & . 4 O P Q R Z ` { | } ~
'
(
8
9IJZ[ B
D
PLL Pre-Cal PLL Precal DCC PLL GHS DCC Monitor DCC 0 PLL DCC Monitor DCC 0 CLKIO DCC Monitor Write Level WCK2CK DCC 1 DRAM DCC DCC 2 RDT4 DCC Monitor RCW RCW CDC/Full Cycle Sweep LowSpeed DIT tWCK2DQI (DIT) CBT CBT Read PXI_RD_Training_Config Read RD_Matched_1TV Read RD_Matched_1UV Read RD_Matched_2OV Read PHY_TRN_RD_TV_Modify Read RD_Matched_3RDQDCC Read RD_Matched_4RDQS_PB Read RD_Matched_4RDDQS Read READ Scaling Read PHY_SED_RD Read PHY_SED_WB_RD Read PHY_SED_RD_LowFreq HighSpeed DIT DIT - Periodic Training Write PXI_WR_Training_Config Write DRAM_LP5_WR_Vref Write DRAM_LP5_WR_VMod Write LP5_WR_CPY_DVref_Upr_FSP Write PHY_Trn_WR_FCD Write PHY_Trn_WR_HCD Write PHY_Trn_LP5_WR_DCC_CDC Write Low Freq DQ CDC perbit Write PHY_SED_LP5_WR_Print Write PHY_SED_LP5_WR_WB_Print Write PXI_Post_Training_Config Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused FPP88 FPP88 FPP88 F 88 F 88 FPP88 FPP88 FPP88 F>> F>> F>> F>> F>> 0 0 0 0 0 @ 0 @
Y # f
I
) m 0 8 pL < / 8&
S2A.v , S2A.m S3A.v <<< S3A.m L11A.v L11A.m L15A.v L15A.m L8A.v L8A.m L3A.v L3A.m S1A.m IşƟǟȟ@IAP\ @IAP\ @IAC ɀ ɀ@@ ɀ@ɀ @ɀɁ ɀ @ @ @ @ ɀ Ɂ ɀ ɀ @@ @ ɀ ɀ ɀ ɀ ɀ @ @IAC ɀ ɀ@@ ɀ@ɀ @ɀɁ ɀ @ @ @ @ ɀ Ɂ ɀ ɀ @@ @ ɀ ɀ ɀ ɀ ɀ @ @IAC ɀ ɀ ɀ ɀɀ ɀɀ ɀɀ ɀ @ @IAC ɀɀ ɀɀ ɀɀ ɀ @ @IAC Ɂ ɀ Ɂ ɀ@ @IAC @ ɀ @ ɀ ɀ ɀ ɀ ɀ ɀ ɀ ɀ @ ɀ ɀ ɀ@@ ɀ@ɀ @ @ɀɁ ɀ @ @ @ ɀ @ Ɂ ɀ@ @ ɀ @ ɀ Ɂ ɀ ɀ ɀ ɀ Ɂ ɀ Ɂ ɀ ɀ Ɂ ɀ @ @ Ɂ ɀ @IAC ɀɀ ɀɀ ɀɀ ɀ @ @ IACɪɭɁ〟!'8 c!'8 c ".2 b".2 b ( 0 8 ww@ H P WUuwX ww` d h l p x @wwHp x ww ww ww 3 ` ` ` ` ` ̀
8"
*
! H
8"L
P
* T
\
`
t
8"x
|
*
́
Ё
,
0
4
8
L
P
T
X
h
x
!
Ȃ
<
! H
L
P
T
X
l
! x
|
?
? T
\
@`
x
x
* 2
x
$
* 2(
x,
0
* 2D
H
L
P
# T
(
U
(
a,
,0
) `
$
a" (
)2$
a" (
)2 $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d ( 0 8 @ H P X ` h p x $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d $ '1( , #'0 4 @ ((.4D :@\eH ''-3L 9?[dP ''-3T 9?[d` d h l p t <<<@ DH\e ;;;? CG[d ;;;? CG[d ( 0 8 @ H P X ` h p x ( 0 8 @ H P X ` h p x ( 0 8 < @ H P X ` h p x Ȕ Д ؔ XP
$ ( , @ D H L ` d h @l 0 $ ( , @ D H L ` d h l $ ( , 0 4 8 < @ D H L P T X \ ` d h l p t x | $ ( , 0 4 8 < @ D 0
H P T a X p x 3 @ H P 3 X ` h ( 4 < D L T \ d l t $ 6D( 4
0 6D $ ( 0 < D L T \ d l t | $ P( , 6D0 < L & @ H
` 6D L $ 0 & 4 @ 8 @ D L T \ d l t | $ , 0 4 4d8 D < Wq wvP DF $ , 0 4 8 < @ D H L ! 4Q! A ` < $ ( Wq , wvP0 4 8 DF< @ L
T
\
d
l
t
|
$
@ (
@ 4
Q 8
<
4qQ@
a D
H
d L
<
Wq
wvP
DF
( , 4 8 < @ D H L P T @ @ Q0! 4aQ a d $ < , 0 Wq 4 wvP8 < @ DFD H T \ d l t | $
,
@ 0
@ 4
8
<
sP@
D
4QH
L
P
d T
<
Wq
wvP
DF
0 4 < @ D H L P T X \ @ @ ̃P 4Q d $ 0 @ P ` p @9 q @A " h P ( 4 < D L T \ d l t ! ! ! ! $! 6D(! 4! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! ! " " "
" " 0" " 6D" " # # # # # $# (# 0# <# D# L# T# \# d# l# t# |# # # $ $ $$ P($ ,$ 6D0$ <$ $ $ L $ $ $ $ $ $ & $ @ $ H $ $ $ $ $ $ $ $ % %
% % % % `% % 6D% % & & L & & $& 0& & 4& @ 8& @ D& L& T& \& d& l& t& |& & & & ' $' ,' 0' 4' 4d8' D' ' ' < ' ' Wq ' wvP' ' ' DF' ' ' ' ' ' ' ' ' ( ( ( $( ,( 0( 4( 8( <( @( D( H( L( ( ( !( ( 4Q!( A ( ( ` ( ) ) ) ) ) ) < $) () Wq ,) wvP0) 4) 8) DF<) @) L)
T)
\)
d)
l)
t)
|)
)
)
) ) ) ) ) ) ) ) ) ) ) ) * $* @ (* @ 4* Q 8* <* 4qQ@* a D* H* d L* * * * * * * < * * Wq * wvP* * * DF* * * * * * * * + + + + (+ ,+ 4+ 8+ <+ @+ D+ H+ L+ P+ T+ + + @ + @ + Q0!+ + 4aQ+ a + + d + , , , , , $, < ,, 0, Wq 4, wvP8, <, @, DFD, H, T, \, d, l, t, |, , , , , , , , , , , , , , , , $- ,- @ 0- @ 4- 8- <- sP@- D- 4QH- L- P- d T- - - - - - - < - - Wq - wvP- - - DF- - - - - - - . . . . . 0. 4. <. @. D. H. L. P. T. X. \. . . @ . @ . . . ̃P. . 4Q. . . d . / / / $/ 6 06 @6 P6 `6 p6 6 6 6 6 6 8 8 @9 8 8 8 q 9 @A9 " h> > P? ? @ @ $@ L@ T@ 7 X@ \@ `@ h@ |@ @ @ 6 @ @ @ @ @ @ @ A 7 A A A A A ,A 4A 8A 6 @A DA HA `A dA A A A 7 A A A A A A A A 6 A A A B B 4B \B dB 7 hB lB pB tB xB &@ B B B 6 B B B B B C C 7 C C C (C &@ E F G H I J K RTV (,-.4
E F G H I J K
Sp 8 ED ( * E qcom,lassen-pre-ddr qcom,lassen soc , ddr qcom,ddr 4 C Q d x PlatformInfo qcom,platforminfo " pinctrl@f100000 qcom,lassen-pinctrl , sdc0@8804000
qcom,sdcc @ 5 , HsrSettings d, $ 0h :, HS400 d, $@ 0h :, HS200 d, $ 0h :, eeprom qcom,eeprom , EEPROM_Configurations FCAT24C08 Y i { @ P AT24C128BN ! 2 C W ` g P v
AT24C512C R seclib qcom,seclib pimem BootTempBsp qcom,BootTempBsp BootTempThres - Aj U ( g i2c@900000 qcom,i2c-controller i2c_device_config_1@1 okay
% q 2 a ? O ^ mgcc_qupv3_wrap0_s0_clk i2c_device_config_2@2 okay @
% 2 ? O ^ mgcc_qupv3_wrap0_s1_clk i2c_device_config_3@3 okay
% 2 ? O ^ mgcc_qupv3_wrap0_s2_clk i2c_device_config_4@4 okay
% 2 ? O ^ mgcc_qupv3_wrap0_s3_clk i2c_device_config_5@5 okay
% 2 ? O ^ mgcc_qupv3_wrap0_s4_clk i2c_device_config_6@6 okay @
% 1 2 ! ? O ^ mgcc_qupv3_wrap0_s5_clk i2c_device_config_7@7 okay
% Q 2 A ? O ^ mgcc_qupv3_wrap0_s6_clk i2c_device_config_8@8 okay
% q 2 a ? O ^ mgcc_qupv3_wrap0_s7_clk i2c_device_config_9@9 okay
% 1 2 ! ? O ^ mgcc_qupv3_wrap1_s0_clk i2c_device_config_10@a
okay @
% q 2 a ? O ^ mgcc_qupv3_wrap1_s1_clk i2c_device_config_11@b okay
% 2 ? O ^ mgcc_qupv3_wrap1_s2_clk i2c_device_config_12@c okay
% 2 ? O ^ mgcc_qupv3_wrap1_s3_clk i2c_device_config_13@d
okay
% 2 ? O ^ mgcc_qupv3_wrap1_s4_clk i2c_device_config_14@e okay @
% 2 ? O ^ mgcc_qupv3_wrap1_s5_clk i2c_device_config_15@f okay
% 1 2 ! ? O ^ mgcc_qupv3_wrap1_s6_clk i2c_device_config_16@10 okay
% 2 ? O ^ mgcc_qupv3_wrap1_s7_clk i2c_device_config_17@11 okay
% 2 ? O ^ maoss_cc_qup_se0_clk i2c_device_config_18@12 okay @
% 1 2 ! ? O ^ maoss_cc_qup_se1_clk i2c_device_config_19@13 okay
% Q 2 A ? O ^ maoss_cc_qup_se2_clk TsensBspSettings qcom,TsensBspSettings controllerconfigs controllerconfigs_0@C222000 " &0 vpucTsensSROTPhys pucTsensTMPhys @ &z 2
d " 1 C O V b sensorconfigs sensorconfigs_0 s x " - 7 B sensorconfigs_1 s x " - 7 B sensorconfigs_2 s x " - 7 B sensorconfigs_3 s x " - 7 B sensorconfigs_4 s x " - 7 B sensorconfigs_5 s x " - 7 B sensorconfigs_6 s x " - 7 B sensorconfigs_7 s x " - 7 B sensorconfigs_8 s x " - 7 B sensorconfigs_9 s x " - 7 B sensorconfigs_10 s x " -
7
B
sensorconfigs_11 s x " - 7 B sensorconfigs_12 s x " - 7 B sensorconfigs_13 s x " -
7
B
sensorconfigs_14 s x " - 7 B sensorconfigs_15 s x " - 7 B TsensBspType L \ h { ,
sw , boot
qcom,boot forced_download 1 9 J ' [ fedl_timeout j n pmic pm pon qcom,pm-pon pshold u | smpl u s2-kpdpwr u | ( s2-kpdpwr-resin u | ( s2-resin u | ( s3-reset u > uvlo-config ovlo-config long-pwrkey-dbnc-chk display qcom,pm-display ` haptics qcom,pm-haptics
* x 2 w : F P ^ $ m charger qcom,pm-charger y d ` * = K S b H x
# ,
1
K
Z
d
k
*
P ' 2 , D W j } camera qcom,pm-camera sw-config qcom,pm-sw d
arb access $ ) - 4 < @ E J M Q mgpi qcom,arb_mgpi ( V pvc
qcom,arb_pvc mgpi-addr _ k y adc vadc spmi-vadc qcom,spmi-vadc p 8 @ C
vadc_ch_cfg vadc-avg-ch
)
2
<
G
R
^ gpio-map therm_table , therm_tb1
j
q , therm_tb2
j
q , smem
qcom,smem
w
, smem-partitions part-01
part-02
part-03
part-04
part-05
storage ,
__symbols__
/soc
/soc/pinctrl@f100000
/soc/sdc0@8804000
/soc/eeprom
/sw
/sw/pmic/adc/therm_table #
/sw/pmic/adc/therm_table/therm_tb1 # /sw/pmic/adc/therm_table/therm_tb2 /sw/smem "/storage compatible model #address-cells #size-cells phandle print_severity ddr_log_level ddr_trng_always_en extnd_term_log_flag ddr_tr_led_flag ddr_boot_freq PlatformInfo reg ngpios width id version gpio-controller #gpio-cells EnableLogging DriveStrength MaxSpeedMode DLLConfig DLLConfig2 DLLConfig3 DLLTestCtrl DDRConfig DLLUserCtrl Custom_device_name Custom_deviceid Custom_blockcount Custom_pagesperblock Custom_pagesizebytes Custom_wbuffersizebytes Custom_flags Custom_clk Custom_baseaddress Custom_instance RF_device_name RF_deviceid RF_blockcount RF_pagesperblock RF_pagesizebytes RF_wbuffersizebytes RF_flags RF_clk RF_baseaddress RF_instance CDT_device_name CDT_deviceid CDT_blockcount CDT_pagesperblock CDT_pagesizebytes CDT_wbuffersizebytes CDT_flags CDT_clk CDT_baseaddress CDT_instance pimem_max_storage_size nUpperThresholdDegC nLowerThresholdDegC uMaxNumIterations uWaitPerIterationMicroSec uSensor status core_base_addr common_base_addr core_offset qupv3_instance core_index se_index gpi_index core_irq polled_mode i2c_hub i2c_mm min_data_length_for_dma scl_encoding sda_encoding tcsr_reg_offset tcsr_base_addr tcsr_reg_value se_clock reg-names pauTbcbReqs uNumTbcbClients uPeriodActive uPeriodSleep uTSControl uTSConfig uSidebandEnMask uWatchdogLoadVal uZeroCEnMask nsZeroCSetDeciDegC nsZeroCResetDeciDegC bPSHoldResetEn bAutoAdjustPeriod bStandAlone bPWMEn bWatchdogEn bWatchdogResetEn eCal nsCalPoint1CodeDefault nsCalPoint2CodeDefault nsThresholdMinDeciDegC nsThresholdLowerDeciDegC nsThresholdUpperDeciDegC nsThresholdCriticalDeciDegC nsThresholdMaxDeciDegC controller ucChannel ucSensorID ucFuseIdx uNumControllers uNumSensors uSensorConvTime_us nCalPoint1DeciDegC nCalPoint2DeciDegC uShift config force_dump_to_usb test_mode xbl_sc_wdog xbl_ramdump_wdog skip_ddr_init_in_EDL vibration save_logs_to_media skip_usb_dump_fallback feature check_usb_option check_dp_timeout ignore_pwr_key ver action enable reset-type smpl-delay s1-ms s2-ms s3-src timer-value-ms config-value dbnc-time-ms chk-at apply-default-volt default-elvss default-elvdd default-oledb ext-boost-vdd vmax-hdrm vmax-mv tlra-ol autores-cfg vbatt-min boost-cfg-bob lra-resistance swr-io-volt parallel-charger charger-pmic-index charger-bus-index loader-dbc-threshold dbc-sdp-thd-inc skip-loader-dbc core-dbc-threshold skip-core-dbc dbc-max-timer-sec uv-oc-1s-threshold uv-oc-2s-threshold apply-ichg-fs ichg-fs batt-2s-option too-hot-afp-threshold apply-too-hot-afp too-cold-afp-threshold apply-too-cold-afp apply-boot-wo-batt boot-wo-batt icl-boot-wo-batt apply-float-voltage float-voltage-mv apply-pre-charge-current pre-charge-ma apply-fast-charge-current fast-charge-ma apply-icl icl-ma apply-float-charger-icl float-charger-icl-ma apply-vsysmin vsysmin usb-suspend wls-usb-prior-swap batt-detect-src max-dbg-board-id min-dbg-board-id detect-jig-by-therm max-therm min-therm jig-icl-ma uvp-recover-delay ignore-temp-in-dbc batt-therm-pull-up ibat-via-ext-sense ext-rsns-adc-scale vbat-thd-rtc-pon vsys-min-recover-mv vflt-recover-mv rst-signal verbose driver-post-init apply-rsns-trim rsns-trim-value pm-qlink03 device-pre-init none ssc secpro invalid aop adsp apps tz mss uefi port-cfg pvc-port-id spmi-priority addr-cfg use-interrupt fullscale-code fullscale-uV fullratiometric-code read-timeout-uS ldo-settling-uS slave-id peripheral-id master-id pmic-device therm-tbl ch-name low-name med-name high-name med-to-low low-to-med high-to-med med-to-high arr_id table smem-vers smem-toc-vers smem-max-items size flags host0 host1 size-cacheline exclusion-sizes soc tlmm sdcc eeprom_driver sw therm_table sys_therm_tb pmic_die_temp_tb smem storage
@ 8 ( ; ! qcom,lassen-post-ddr qcom,lassen qcom,lassen soc , ddr qcom,ddr 4 C Q d x PlatformInfo qcom,platforminfo " pinctrl@f100000 qcom,lassen-pinctrl \ E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E I E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E , sdc0@8804000
qcom,sdcc @ 5 ,
HsrSettings d, + 6 Bh L, HS400 d, + 6@ Bh L, HS200 d, + 6 Bh L, eeprom qcom,eeprom , EEPROM_Configurations XCAT24C08 k { @ P
AT24C128BN % 3 D U i r y P
AT24C512C R seclib qcom,seclib pimem ( BootTempBsp qcom,BootTempBsp BootTempThres ? Sj g ( y i2c@900000 qcom,i2c-controller i2c_device_config_1@1 okay 7 q D a Q a p gcc_qupv3_wrap0_s0_clk i2c_device_config_2@2 okay @ 7 D Q a p gcc_qupv3_wrap0_s1_clk i2c_device_config_3@3 okay 7 D Q a p gcc_qupv3_wrap0_s2_clk i2c_device_config_4@4 okay 7 D Q a p gcc_qupv3_wrap0_s3_clk i2c_device_config_5@5 okay 7 D Q a p gcc_qupv3_wrap0_s4_clk i2c_device_config_6@6 okay @ 7 1 D ! Q a p gcc_qupv3_wrap0_s5_clk i2c_device_config_7@7 okay 7 Q D A Q a p gcc_qupv3_wrap0_s6_clk i2c_device_config_8@8 okay 7 q D a Q a p gcc_qupv3_wrap0_s7_clk i2c_device_config_9@9 okay 7 1 D ! Q a p gcc_qupv3_wrap1_s0_clk i2c_device_config_10@a
okay @
7 q D a Q a p gcc_qupv3_wrap1_s1_clk i2c_device_config_11@b okay
7 D Q a p gcc_qupv3_wrap1_s2_clk i2c_device_config_12@c okay 7 D Q a p gcc_qupv3_wrap1_s3_clk i2c_device_config_13@d
okay
7 D Q a p gcc_qupv3_wrap1_s4_clk i2c_device_config_14@e okay @
7 D Q a p gcc_qupv3_wrap1_s5_clk i2c_device_config_15@f okay
7 1 D ! Q a p gcc_qupv3_wrap1_s6_clk i2c_device_config_16@10 okay
7 D Q a p gcc_qupv3_wrap1_s7_clk i2c_device_config_17@11 okay
7 D Q a p aoss_cc_qup_se0_clk i2c_device_config_18@12 okay @
7 1 D ! Q a p aoss_cc_qup_se1_clk i2c_device_config_19@13 okay
7 Q D A Q a p aoss_cc_qup_se2_clk TsensBspSettings qcom,TsensBspSettings controllerconfigs controllerconfigs_0@C222000 " &0 pucTsensSROTPhys pucTsensTMPhys @ &z 2 d 4 C U a h t sensorconfigs sensorconfigs_0 4 ? I T sensorconfigs_1 4 ? I T sensorconfigs_2 4 ? I T sensorconfigs_3 4 ? I T sensorconfigs_4 4 ? I T sensorconfigs_5 4 ? I T sensorconfigs_6 4 ? I T sensorconfigs_7 4 ? I T sensorconfigs_8 4 ? I T sensorconfigs_9 4 ? I T sensorconfigs_10 4 ?
I
T
sensorconfigs_11 4 ? I T sensorconfigs_12 4 ? I T sensorconfigs_13 4 ?
I
T
sensorconfigs_14 4 ? I T sensorconfigs_15 4 ? I T TsensBspType ^ n z ,
iort TROI QCOM QCOMEDK2 QCOM
( , APPS_MMU500_SMMU_APP 9 > O [ ` f l 0 a i ~ [ \ ] ^ _ ` a d e f g h , NAMEDNODE_CRYPTO 9 > ! + : J T c $ xCRYPTO SIDMappings SIDMappings_1 ` SIDMappings_2 ` NAMEDNODE_ECATS_95TEST 9 > ! + : J T c $ xECATS_TEST SIDMappings SIDMappings_0 ` SIDMappings_1 ` NAMEDNODE_ECPRI_95DMA_950 9 > ! + : J T c $ xECPRI_DMA_0 SIDMappings SIDMappings_0 ` SIDMappings_1 ` SIDMappings_2 ` NAMEDNODE_ECPRI_95DMA_951 9 > ! + : J T c $ xECPRI_DMA_1 SIDMappings SIDMappings_0 ` SIDMappings_1 ` SIDMappings_2 ` NAMEDNODE_ECPRI_95GSI 9 > ! + : J T c $
xECPRI_GSI SIDMappings SIDMappings_0 ` NAMEDNODE_PCIE0 9 > ! + : J T c $ xPCIE0 SIDMappings SIDMappings_0 ` SIDMappings_1 ` SIDMappings_2 ` SIDMappings_3 ` SIDMappings_4 ` SIDMappings_5 ` SIDMappings_6 ` SIDMappings_7 ` NAMEDNODE_QPIC 9 > ! + : J T c $ xQPIC SIDMappings SIDMappings_0 ` ` NAMEDNODE_QSPI 9 > ! + : J T c $ xQSPI SIDMappings SIDMappings_0 ` NAMEDNODE_QUP0 9 > ! + : J T c $ xQUP0 SIDMappings SIDMappings_1 ` SIDMappings_2 ` NAMEDNODE_QUP1 9 > ! + : J T c $ xQUP1 SIDMappings SIDMappings_1 ` SIDMappings_2 ` NAMEDNODE_SDCC 9 > ! + : J T c $ xSDCC SIDMappings SIDMappings_0 ` NAMEDNODE_USB3 9 > ! + : J T c $ xUSB3 SIDMappings SIDMappings_0 ` spi@A00000 qcom,spi-controller spi_device_config_1@1 okay a q @
1 Q a p C K V gcc_qupv3_wrap0_s0_clk spi_device_config_2@2 okay @ @
1 Q a p C K V gcc_qupv3_wrap0_s1_clk spi_device_config_3@3 okay @
1 Q a p C K V gcc_qupv3_wrap0_s2_clk spi_device_config_4@4 okay A
1 Q a p C K V gcc_qupv3_wrap0_s3_clk spi_device_config_5@5 okay @
1 Q a p C K V gcc_qupv3_wrap0_s4_clk spi_device_config_6@6 okay @ ! 1 HB R
1 Q a p C K V gcc_qupv3_wrap0_s5_clk spi_device_config_7@7 okay A Q H" 2
1 Q a p C K V gcc_qupv3_wrap0_s6_clk spi_device_config_8@8 okay a q Hb r
1 Q a p C K V gcc_qupv3_wrap0_s7_clk spi_device_config_9@9 okay ! 1 AA Q
1 Q a p C K V gcc_qupv3_wrap1_s0_clk spi_device_config_10@a
okay @ a q A
1 Q a p C K V gcc_qupv3_wrap1_s1_clk spi_device_config_11@b okay
Ab r
1 Q a p C K V gcc_qupv3_wrap1_s2_clk spi_device_config_12@c okay A
1 Q a p C K V gcc_qupv3_wrap1_s3_clk spi_device_config_13@d
okay A
1 Q a p C K V gcc_qupv3_wrap1_s4_clk spi_device_config_14@e okay @
B
1 Q a p C K V gcc_qupv3_wrap1_s5_clk spi_device_config_15@f okay ! 1 BA Q
1 Q a p C K V gcc_qupv3_wrap1_s6_clk spi_device_config_16@10 okay A
1 Q a p C K V gcc_qupv3_wrap1_s7_clk quadspi@88DC000 qcom,qspi-controller G i G w Q ! 1 A Q gcc_qspi_cnoc_periph_ahb_clk gcc_qspi_core_clk pil pil_proxy_vote qcom,pil-proxy-vote ,
pil_proxy_vote_4
PIL_MODEM /vcs/vdd_mx /vcs/vdd_cx
bam@1C9C000 qcom,bam-controller bam_config_1
@
"
%
0 bam_config_2
"
%
0 usb0 qcom,usb hs_phy_cfg
50l c0p 0t 0x ss_phy_cfg
5R@ P Q QX P P P P Q Q Pt P| P 6Q $P 4P P PP
Q Q $Ql P P P P P P 4Px P P 6Q Q P P 1P P0 P4 P$ P( Q al ah ad a` a\ a a| {ax at $ap d`D `L `P `T `X `0 /`< `@ `
` T` ` `
a Ga a a$ a 8` ` a ^ ^ ^ ?^ ?^ !^< ^@ R R R R S S S S b< b S
S S S KS R ! ssr qcom,ssr
; smp2p_err_fatal
Qslave-kernel
\ , smp2p_err_ready
Qslave-kernel
\ , smp2p_proxy_unvote
Qslave-kernel
\ , smp2p_stop_ack
Qslave-kernel
\ , smp2p_shutdown_ack
Qslave-kernel
\ , ssr_subsys_config_1
`mpss
l
q
z (
" sw , boot
qcom,boot
* = forced_download T \ m ' ~ fedl_timeout pmic pm pon qcom,pm-pon pshold smpl s2-kpdpwr ( s2-kpdpwr-resin ( s2-resin ( s3-reset > uvlo-config ovlo-config long-pwrkey-dbnc-chk display qcom,pm-display ` ' haptics qcom,pm-haptics 5 C
M x U w ] i s $ charger qcom,pm-charger d
(
: `
M
`
n
v
H
- F , T n } * " 6 @ P J U , g z camera qcom,pm-camera sw-config qcom,pm-sw d
, 7 arb access G L P W _ c h m p t mgpi qcom,arb_mgpi ( y pvc
qcom,arb_pvc mgpi-addr adc vadc spmi-vadc qcom,spmi-vadc p 8 @ C
% 1 vadc_ch_cfg vadc-avg-ch ; C L U _ j u gpio-map therm_table , therm_tb1
5 , therm_tb2
5 , smem
qcom,smem , smem-partitions part-01
0 part-02
0 part-03
0 part-04
0 part-05
0 quantum
qcom,quantum quest_dt qcom,quest tools_dt qcom,tools uefi
qcom,uefi uefiplat
0 '[Config]
Version = 3
MaxMemoryRegions = 74
[MemoryMap]
# EFI_RESOURCE_ EFI_RESOURCE_ATTRIBUTE_ EFI_MEMORY_TYPE ARM_REGION_ATTRIBUTE_
#MemBase, MemSize, MemLabel(32 Char.), BuildHob, ResourceType, ResourceAttribute, MemoryType, CacheAttributes
#--------------------- DDR -----
0x80000000, 0x00600000, "NOMAP", NoMap, MEM_RES, UNCACHEABLE, Reserv, UNCACHED_UNBUFFERED_XN
0x80600000, 0x00040000, "DT BLOB", AddMem, MEM_RES, SYS_MEM_CAP, Reserv, WRITE_BACK_XN
0x80640000, 0x001C0000, "XBL RAMDUMP", AddMem, MEM_RES, UNCACHEABLE, Conv, UNCACHED_UNBUFFERED_XN
0x80800000, 0x000A0000, "AOP", AddMem, MEM_RES, UNCACHEABLE, Reserv, UNCACHED_UNBUFFERED_XN
0x80900000, 0x00200000, "SMEM", AddMem, MEM_RES, UNCACHEABLE, Reserv, UNCACHED_UNBUFFERED_XN
0x8BE00000, 0x13700000, "PIL Reserved", AddMem, MEM_RES, UNCACHEABLE, Reserv, UNCACHED_UNBUFFERED_XN
0x80D00000, 0x00400000, "UEFI FD", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK
0x81100000, 0x00200000, "UEFI FD Reserved", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK
0x81300000, 0x00001000, "CPU Vectors", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK
0x81301000, 0x00001000, "Info Blk", AddMem, SYS_MEM, SYS_MEM_CAP, RtData, WRITE_BACK_XN
0x81302000, 0x00003000, "MMU PageTables", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK_XN
0x81305000, 0x00008000, "Log Buffer", AddMem, SYS_MEM, SYS_MEM_CAP, RtData, WRITE_BACK_XN
0x8130D000, 0x00040000, "UEFI Stack", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK_XN
0x8134D000, 0x0008C000, "SEC Heap", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK_XN
0x813D9000, 0x00400000, "Sched Heap", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK_XN
0x817D9000, 0x00400000, "FV Region", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK_XN
0x81BD9000, 0x00127000, "UEFI RESV", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK_XN
0x83E00000, 0x08000000, "Kernel", AddMem, SYS_MEM, SYS_MEM_CAP, Reserv, WRITE_BACK_XN
0x82800000, 0x00A00000, "TZApps Reserved", AddDynamicMem, MEM_RES, UNCACHEABLE, Reserv, UNCACHED_UNBUFFERED_XN
0x9FA00000, 0x00100000, "ABOOT FV", AddMem, SYS_MEM, SYS_MEM_CAP, BsData, WRITE_BACK
0xD5E00000, 0x06400000, "DXE Heap", AddMem, SYS_MEM, SYS_MEM_CAP, Conv, WRITE_BACK_XN
0xDC200000, 0x00F00000, "DBI Dump", NoHob, MMAP_IO, INITIALIZED, Conv, UNCACHED_UNBUFFERED_XN
0x830000000, 0x10000000, "HYP Reserved", AddDynamicMem, SYS_MEM, SYS_MEM_CAP, Reserv, WRITE_BACK_XN
[RegisterMap]
#--------------------- Other -----
0x14680000, 0x00028000, "IMEM Base", NoHob, MMAP_IO, INITIALIZED, Conv, NS_DEVICE
0x14680000, 0x00001000, "IMEM Cookie Base", AddDev, MMAP_IO, INITIALIZED, Conv, NS_DEVICE
#--------------------- Register --
0x00400000, 0x00100000, "IPC_ROUTER_TOP", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x00780000, 0x00007000, "SECURITY CONTROL", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x00900000, 0x00200000, "QUP", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x010C0000, 0x0000C000, "PRNG_CFG_PRNG", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x01DC0000, 0x00040000, "CRYPTO0 CRYPTO", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x01FC0000, 0x00030000, "TCSR_TCSR_REGS", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x08800000, 0x00100000, "PERIPH_SS", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x0A600000, 0x00200000, "USB", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x0B000000, 0x04000000, "AOSS", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x0F000000, 0x01000000, "TLMM", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x15000000, 0x00100000, "SMMU", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
0x17000000, 0x00E00000, "APSS_HM", AddDev, MMAP_IO, UNCACHEABLE, MmIO, NS_DEVICE
[ConfigParameters]
# Update count if more than default 30 entries
ConfigParameterCount = 64
## UEFI CORE
PlatConfigFileName = "uefiplatLA.cfg"
OsTypeString = "LE"
# Force booting to shell whilst in pre-silicon phase
EnableShell = 0x1
# Tune based on Sec heap needs for FV decompression and MMU tables through Dxe/BDS
SecPagePoolCount = 0x800
# Shared IMEM (Cookies, Offsets)
SharedIMEMBaseAddr = 0x14680000
DloadCookieAddr = 0x01FD3000
# for full dump 0x10, for minidump 0x20
DloadCookieValue = 0x10
# debug cookie of PIL subsystem, defined in FBC script
PilSubsysDbgCookieAddr = 0x146806DC
PilSubsysDbgCookieVal = 0x53444247
# NumCpus - max number of cores
NumCpus = 4
# NumActiveCores - number of cores used
NumActiveCores = 4
## ULogFile
SpecialLogPartition = "LOGFS:\"
MaxLogFileSize = 0x400000
# UEFI memory use
UefiMemUseThreshold = 0x1900
## USB ##
USBHS1_Config = 0x0
UsbFnIoRevNum = 0x00010001
## Buttons / KeyPad ##
PwrBtnShutdownFlag = 0x0
## SDCC ##
Sdc1GpioConfigOn = 0x1E92
Sdc2GpioConfigOn = 0x1E92
Sdc1GpioConfigOff = 0xA00
Sdc2GpioConfigOff = 0xA00
## SDHC Mode 0:Legacy Mode, Non-zero: SDHC Mode ##
EnableSDHCSwitch = 0x1
## UFS
EnableUfsIOC = 1
UfsSmmuConfigForOtherBootDev = 1
## Security flag ##
SecurityFlag = 0xC4
# SecBootEnableFlag = 0x1 i.e. 0b00000001
# TreeTpmEnableFlag = 0x2 i.e. 0b00000010
# CommonMbnLoadFlag = 0x4 i.e. 0b00000100
# DxHdcp2LoadFlag = 0x8 i.e. 0b00001000
# VariableServicesFlag = 0x10 i.e. 0b00010000
# WinsecappFlag = 0x20 i.e. 0b00100000
# LoadSecAppFlag = 0x40 i.e. 0b01000000
# LoadKeymasterFlag = 0x80 i.e. 0b10000000
# EnableQseeLogsFlag = 0x100 i.e. 0b 00000001 00000000
## Default app to boot in platform BDS init
DefaultChargerApp = "QcomChargerApp"
DefaultBDSBootApp = "LinuxLoader"
## Enable HotKey detection in RETAIL devices
DetectRetailUserAttentionHotkey = 0x00
## 0x17 is SCAN_ESC
DetectRetailUserAttentionHotkeyCode = 0x17
## Enable OEM Setup App launch in Retail ##
EnableOEMSetupAppInRetail = 0x0
## LogFs partition
## NOTE: Ensure logfs bin is flashed from /Tools/binaries ##
EnableLogFsSyncInRetail = 0x0
## ShmBridge Memory Size
ShmBridgememSize = 0xA00000
## Multithreading options
EnableMultiThreading = 1
MaxCoreCnt = 4
# Keep the following number of cores active, including the boot core
EarlyInitCoreCnt = 1
## Get TZ App Logs ##
EnableUefiSecAppDebugLogDump = 0x0
## Allow Non Persistent Varialbes in Retail ##
## NOTE: Recommend disabling feature for Retail devices
AllowNonPersistentVarsInRetail = 0x1
# Initialize Display panel in its own thread to run in parallel to booting
EnableDisplayThread = 0x1
# Using imagefv to load display logo
EnableDisplayImageFv = 0x0
## Dynamic UART Log Buffer Size
## Refer to QcomPkg/Docs/UefiLogBufferSizeConfigReadme.txt for usage
#UARTLogBufferSize = 0x19000
#DDRInfoDxe EnvDxe event callback flag
DDRInfoNotifyFlag = 0x0
# FV Decompression on multicore option
EnableMultiCoreFvDecompression = 1
## Enable/Disable Variable Policy Engine ##
EnableVariablePolicyEngine = 0
## Allow individual ACPI tables loading ##
EnableACPIFallback = 0x0
## Address to get Value of DRAM clock period MCCC_CLK_PERIOD
DRAM_CLK_PERIOD_ADDR = 0x240BA050
## NOTE: Do not remove last newline, required by parser ##
uefipil
0 B B '[PIL]
CfgVersion = 1
########################################################################
##
## PIL configuration, contains the base address and size of image load
## information region in IMEM
##
########################################################################\
[IMAGE_LOAD_INFO_REGION]
ImageLoadInfoBase = 0x1468094C
ImageLoadInfoSize = 200
########################################################################
##
## PIL configuration, contains the list of images which is allowed
## to be loaded by PIL in retail. PIL does not support images beyond
## the list
##
########################################################################\
[RETAIL]
ABL
########################################################################
##
## PIL configuration, contains the list of images which will be
## loaded by PIL by default
##
########################################################################\
[AUTO]
#FULL_MODEM
ABL
########################################################################
##
## PIL image configuration, updated to Lassen memory map
##
########################################################################\
#Few parameter values are commented for DTB's and shall be updated later
[FULL_ADSP_DTB]
Type = elf_split
PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
ImagePath = \image\adsp_dtb
SubsysID = 36
ResvMemoryStart = 0x8B400000
ResvMemorySize = 0x80000
ImageLoadInfo = No
OverrideElfAddr = Yes
[FULL_ADSP]
#PreImage = "FULL_ADSP_DTB"
Type = elf_split
#PartiLabel = modem_a
#PartiRootGuid =
PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
ImagePath = \image\adsp
SubsysID = 1
ResvMemoryStart = 0x87A00000
ResvMemorySize = 0x3A00000
ImageLoadInfo = Yes
OverrideElfAddr = Yes
ProxyGuid = "36FE27E1 33E9 45AD 98DA C88438CA8816"
#[FULL_SLPI]
#Type = elf_split
##PartiLabel = modem_a
##PartiRootGuid =
#PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
#ImagePath = \image\slpi
#SubsysID = 12
#ResvMemoryStart = 0x87A00000
#ResvMemorySize = 0x3A00000
#ImageLoadInfo = Yes
#OverrideElfAddr = Yes
#ProxyGuid = "B2DCFC34 B2A0 4BB7 BDB0 31DB01E3CC2A"
[FULL_CDSP_DTB]
Type = elf_split
PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
#ImagePath = \image\device_tree
ImagePath = \image\cdsp_dtb
SubsysID = 37
ResvMemoryStart = 0x8B480000
ResvMemorySize = 0x80000
ImageLoadInfo = No
OverrideElfAddr = Yes
[FULL_CDSP]
#PreImage = "FULL_CDSP_DTB"
Type = elf_split
#PartiLabel = modem_a
#PartiRootGuid =
PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
ImagePath = \image\cdsp
SubsysID = 18
ResvMemoryStart = 0x8B500000
ResvMemorySize = 0x2000000
ImageLoadInfo = Yes
OverrideElfAddr = Yes
ProxyGuid = "45E14C04 D134 4EE4 AC13 7098F0A9F261"
#[FULL_NPU]
#Type = elf_split
##PartiLabel = modem_a
##PartiRootGuid =
#PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
#ImagePath = \image\npu
#SubsysID = 23
#ResvMemoryStart = 0x86900000
#ResvMemorySize = 0x500000
#ImageLoadInfo = Yes
#OverrideElfAddr = Yes
#ProxyGuid = "45654140 778E 4384 8EEC 703FDACE3172"
[FULL_MODEM_DTB]
Type = elf_split
PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
#ImagePath = \image\qdsp6sw_dtb
ImagePath = \image\modem_dtb
SubsysID = 38
ResvMemoryStart = 0xA1400000
ResvMemorySize = 0x80000
ImageLoadInfo = No
OverrideElfAddr = Yes
[FULL_MODEM]
Type = elf_split
#PartiLabel = modem_a
#PartiRootGuid =
PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
ImagePath = \image\modem
SubsysID = 4
ResvMemoryStart = 0x8C000000
ResvMemorySize = 0x12C00000
ImageLoadInfo = Yes
OverrideElfAddr = Yes
ProxyGuid = "61513695 E0C6 4F07 BF41 A51A7770640E"
[CORE_ADSP_DTB]
Type = elf_split
PartiLabel = core_nhlos_a
#PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
#ImagePath = \image\adsp_dtbs
ImagePath = \image\adsp_dtb
SubsysID = 36
ResvMemoryStart = 0x8B400000
ResvMemorySize = 0x80000
ImageLoadInfo = No
OverrideElfAddr = No
[CORE_ADSP]
PreImage = "CORE_ADSP_DTB"
Type = elf_split
PartiLabel = core_nhlos_a
#PartiRootGuid =
#PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
ImagePath = \image\adsp
SubsysID = 1
ResvMemoryStart = 0x87A00000
ResvMemorySize = 0x3A00000
ImageLoadInfo = Yes
OverrideElfAddr = Yes
ProxyGuid = "36FE27E1 33E9 45AD 98DA C88438CA8816"
#[CORE_SLPI]
#Type = elf_split
#PartiLabel = core_nhlos_a
##PartiRootGuid =
##PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
#ImagePath = \image\slpi
#SubsysID = 12
#ResvMemoryStart = 0x87A00000
#ResvMemorySize = 0x3A00000
#ImageLoadInfo = Yes
#OverrideElfAddr = Yes
#ProxyGuid = "B2DCFC34 B2A0 4BB7 BDB0 31DB01E3CC2A"
[CORE_CDSP_DTB]
Type = elf_split
PartiLabel = core_nhlos_a
#PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
#ImagePath = \image\device_tree
ImagePath = \image\cdsp_dtb
SubsysID = 37
ResvMemoryStart = 0x8B480000
ResvMemorySize = 0x80000
ImageLoadInfo = No
OverrideElfAddr = No
[CORE_CDSP]
PreImage = "CORE_CDSP_DTB"
Type = elf_split
PartiLabel = core_nhlos_a
#PartiRootGuid =
#PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
ImagePath = \image\cdsp
SubsysID = 18
ResvMemoryStart = 0x8B500000
ResvMemorySize = 0x2000000
ImageLoadInfo = Yes
OverrideElfAddr = Yes
ProxyGuid = "45E14C04 D134 4EE4 AC13 7098F0A9F261"
#[CORE_NPU]
#Type = elf_split
#PartiLabel = core_nhlos_a
##PartiRootGuid =
##PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
#ImagePath = \image\npu
#SubsysID = 23
#ResvMemoryStart = 0x86900000
#ResvMemorySize = 0x500000
#ImageLoadInfo = Yes
#OverrideElfAddr = Yes
#ProxyGuid = "45654140 778E 4384 8EEC 703FDACE3172"
#[CORE_MODEM_DTB]
#Type = elf_split
#PartiLabel = core_nhlos_a
#ImagePath = \image\qdsp6sw_dtb
#ImagePath = \image\modem_dtb
#SubsysID = 38
#ResvMemoryStart = 0xA1400000
#ResvMemorySize = 0x8000
#ImageLoadInfo = No
#OverrideElfAddr = No
[CORE_MODEM]
#PreImage = "CORE_MODEM_DTB"
Type = elf_split
PartiLabel = core_nhlos_a
#PartiRootGuid =
#PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
#ImagePath = \image\qdsp6sw
ImagePath = \image\modem
SubsysID = 4
ResvMemoryStart = 0x8C000000
ResvMemorySize = 0x10000000
ImageLoadInfo = Yes
OverrideElfAddr = Yes
ProxyGuid = "61513695 e0c6 4f07 bf41 a51a7770640e"
[SPSS]
Type = elf_split
#PartiLabel = modem_a
#PartiRootGuid =
PartiGuid = "EBD0A0A2 B9E5 4433 87C0 68B6B72699C7"
ImagePath = \image\spss1t
SubsysID = 14
ResvMemoryStart = 0x8D600000
ResvMemorySize = 0x180000
ImageLoadInfo = Yes
OverrideElfAddr = Yes
ProxyGuid = "2B4DE7E9 B796 4FE7 B210 49F11C6BABC2"
[ABL]
Type = elf_fv
#PartiLabel = abl_a
#PartiRootGuid =
PartiGuid = "BD6928A1 4CE0 A038 4F3A 1495E3EDDFFB"
SubsysID = 21
ImageLoadInfo = No
Unlock = Yes
[ImageFv]
Type = elf_fv
#PartiLabel = imagefv_a
#PartiRootGuid =
PartiGuid = "17911177 C9E6 4372 933C 804B678E666F"
SubsysID = 20
ImageLoadInfo = No
Unlock = Yes
clk_pegging_node qcom,clock / 9 J
smp2p qcom,smp2p \ c smp2p-interrupts intr-01 o t y intr-02 o t y glink qcom,glink xport-smem-config edge-01 } @ xport-qmp-config edge-01 0 y 3 storage , __symbols__ =/soc A/soc/pinctrl@f100000 F/soc/sdc0@8804000 K/soc/eeprom
Y/soc/iort ^/soc/iort/APPS_MMU500_SMMU_APP z/soc/pil/pil_proxy_vote /soc/ssr/smp2p_err_fatal /soc/ssr/smp2p_err_ready /soc/ssr/smp2p_proxy_unvote /soc/ssr/smp2p_stop_ack /soc/ssr/smp2p_shutdown_ack /sw /sw/pmic/adc/therm_table # /sw/pmic/adc/therm_table/therm_tb1 # /sw/pmic/adc/therm_table/therm_tb2 ./sw/smem 3/storage compatible model #address-cells #size-cells phandle print_severity ddr_log_level ddr_trng_always_en extnd_term_log_flag ddr_tr_led_flag ddr_boot_freq PlatformInfo reg ngpios width id version gpio-controller #gpio-cells qcom,sleep-config EnableLogging DriveStrength MaxSpeedMode DLLConfig DLLConfig2 DLLConfig3 DLLTestCtrl DDRConfig DLLUserCtrl Custom_device_name Custom_deviceid Custom_blockcount Custom_pagesperblock Custom_pagesizebytes Custom_wbuffersizebytes Custom_flags Custom_clk Custom_baseaddress Custom_instance RF_device_name RF_deviceid RF_blockcount RF_pagesperblock RF_pagesizebytes RF_wbuffersizebytes RF_flags RF_clk RF_baseaddress RF_instance CDT_device_name CDT_deviceid CDT_blockcount CDT_pagesperblock CDT_pagesizebytes CDT_wbuffersizebytes CDT_flags CDT_clk CDT_baseaddress CDT_instance pimem_max_storage_size nUpperThresholdDegC nLowerThresholdDegC uMaxNumIterations uWaitPerIterationMicroSec uSensor status core_base_addr common_base_addr core_offset qupv3_instance core_index se_index gpi_index core_irq polled_mode i2c_hub i2c_mm min_data_length_for_dma scl_encoding sda_encoding tcsr_reg_offset tcsr_base_addr tcsr_reg_value se_clock reg-names pauTbcbReqs uNumTbcbClients uPeriodActive uPeriodSleep uTSControl uTSConfig uSidebandEnMask uWatchdogLoadVal uZeroCEnMask nsZeroCSetDeciDegC nsZeroCResetDeciDegC bPSHoldResetEn bAutoAdjustPeriod bStandAlone bPWMEn bWatchdogEn bWatchdogResetEn eCal nsCalPoint1CodeDefault nsCalPoint2CodeDefault nsThresholdMinDeciDegC nsThresholdLowerDeciDegC nsThresholdUpperDeciDegC nsThresholdCriticalDeciDegC nsThresholdMaxDeciDegC controller ucChannel ucSensorID ucFuseIdx uNumControllers uNumSensors uSensorConvTime_us nCalPoint1DeciDegC nCalPoint2DeciDegC uShift Signature Revision Checksum OEMID OEMTableID OEMRevision CreatorID CreatorRevision NumberofIORTNodes Reserved instance_handles Type NumberofMappings BaseAddress Span Flags Model NumContextInterrupts NumPMUInterrupts NSGIRPT_GSIV NSGIRPT_FLAGS NSGCFGIRPT_GSIV NSGCFGIRPT_FLAGS ContextInterrupts ContextInterruptFlags PMUInterrupts PMUInterruptFlags SIDMAPPING NodeFlags CacheCoherency AllocationHints Reserved1 MemAccessFlags DeviceMemAddressSize DevObjectName InputBase NumIDs OutputBase OutputReference qupv3_protocol miso_encoding mosi_encoding clk_encoding cs_encoding sleep_miso_encoding sleep_mosi_encoding sleep_clk_encoding sleep_cs_encoding se_clock_frequency se_clock_dfs_index cs_0_encoding cs_1_encoding data_0_encoding data_1_encoding data_2_encoding data_3_encoding core_clock subsys_id client_name rail_names rail_voltage_levels flag bam_pa options cfg_bits ee sec_config size table max_subsys_configured entry_name bit subsys_name host sfr_type wdog_intr err_fatal proxy_unvote err_ready stop_ack_bit shutdown_ack qmi_svc_ins config force_dump_to_usb test_mode xbl_sc_wdog xbl_ramdump_wdog skip_ddr_init_in_EDL vibration save_logs_to_media skip_usb_dump_fallback feature check_usb_option check_dp_timeout ignore_pwr_key ver action enable reset-type smpl-delay s1-ms s2-ms s3-src timer-value-ms config-value dbnc-time-ms chk-at apply-default-volt default-elvss default-elvdd default-oledb ext-boost-vdd vmax-hdrm vmax-mv tlra-ol autores-cfg vbatt-min boost-cfg-bob lra-resistance swr-io-volt parallel-charger charger-pmic-index charger-bus-index loader-dbc-threshold dbc-sdp-thd-inc skip-loader-dbc core-dbc-threshold skip-core-dbc dbc-max-timer-sec uv-oc-1s-threshold uv-oc-2s-threshold apply-ichg-fs ichg-fs batt-2s-option too-hot-afp-threshold apply-too-hot-afp too-cold-afp-threshold apply-too-cold-afp apply-boot-wo-batt boot-wo-batt icl-boot-wo-batt apply-float-voltage float-voltage-mv apply-pre-charge-current pre-charge-ma apply-fast-charge-current fast-charge-ma apply-icl icl-ma apply-float-charger-icl float-charger-icl-ma apply-vsysmin vsysmin usb-suspend wls-usb-prior-swap batt-detect-src max-dbg-board-id min-dbg-board-id detect-jig-by-therm max-therm min-therm jig-icl-ma uvp-recover-delay ignore-temp-in-dbc batt-therm-pull-up ibat-via-ext-sense ext-rsns-adc-scale vbat-thd-rtc-pon vsys-min-recover-mv vflt-recover-mv rst-signal verbose driver-post-init apply-rsns-trim rsns-trim-value pm-qlink03 device-pre-init none ssc secpro invalid aop adsp apps tz mss uefi port-cfg pvc-port-id spmi-priority addr-cfg use-interrupt fullscale-code fullscale-uV fullratiometric-code read-timeout-uS ldo-settling-uS slave-id peripheral-id master-id pmic-device therm-tbl ch-name low-name med-name high-name med-to-low low-to-med high-to-med med-to-high arr_id smem-vers smem-toc-vers smem-max-items flags host0 host1 size-cacheline exclusion-sizes enter_quantum load_quest_image comaptible load_tools_image payload cx_corner ddr_min_max_freq shub_min_max_freq fflags max-entries dest proc irq remote-host fifo-size mtu-size irq-out default-qos custom-fifo-alloc clear-interrupt mailbox-desc-start remote mailbox-area-size-bytes master-mailbox-size-bytes max-tx-pending-items is-master soc tlmm sdcc eeprom_driver iort APPS_MMU500_SMMU_APP_handle pil_proxy_vote smp2p_err_fatal_handle smp2p_err_ready_handle smp2p_proxy_unvote_handle smp2p_stop_ack_handle smp2p_shutdown_ack_handle sw therm_table sys_therm_tb pmic_die_temp_tb smem storage h
% VU )Ρ)Ryuvx+\! $
W"L(v"=r3R| r۫j% 5ax7!jK(@(0X7*nXBN*v^N
OL
U_ 9v1B}]#K눢3O,we F>©ؿ#x6$F]C/ ܗ t#`d0 4M`<ߜYuzZqYFWLE"gNfF ;ޕy;1]:l&uh(5qp{ 2Yb!0M6dc6;D:RUӳrxXO%N: 0d0G9ѻ]Uv^'fk]:Lڀِz]80x-X?+aji),_1+-p
]Q -( 000
*H=01 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U
QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0
250807114413Z
450802114413Z0f1 0 UUS10U
California10USecTools Test User10U
SecTools10U San Diego0v0*H=+ "b TRA/4x`m Fɡ0EF Id3zqf*B@+6 4hſ}e@|L
ar*t P0N0 U #0wDM2@tXϙL0 U 0 0 U 0U % 0
+0
*H=h 0e0IiDHkiKA
%@s7i`{;Ka:M)1 .OI,I^RմvŭeLlt2 I[)%o00u0
*H=01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0
160321215215Z
360316215215Z01 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U
QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0v0*H=+ "b T} I%O[Hp ] f{I/C#9g@qKx?jEyAsԜh'$,H
peypyP5`0^0 U #0oq' s ֟>qb0 U wDM2@tXϙL0U 0 0 U 0
*H=i 0f1 _H9<} ͣb:v࣮^6+<[ 61 ftWzcvž$ֱ(9 @ n)f>F߲400N0
*H=01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0
160321215211Z
360316215211Z01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0v0*H=+ "b 3x~
ҩ/פ{Pyjh`7_줎j^K1o$lTg ]ء[SQq6 /PZoT:ާ%i1>}`<0:0 U oq' s ֟>qb0 U 00 U 0
*H=h 0e0u(C9uT(&\L GaT),$ W