Warning: file_get_contents(https://raw.githubusercontent.com/Den1xxx/Filemanager/master/languages/ru.json): failed to open stream: HTTP request failed! HTTP/1.1 404 Not Found
in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 88
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 215
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 216
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 217
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 218
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 219
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 220
ELF ( (4 4 ( ( 8 8
H 8 E( ( E D qcom,kaanapali qcom,kaanapali board-id # ,default_process-kaanapali-1.0-adsp 6 soc @ glink qcom,glink P H proc-info X xport-smem-config edge-01 ] i @ s | N edge-02 ] i @ s | N edge-03 ] i s | 9 N edge-04 ] i @ s | N xport-qmp-config edge-01 aop_adsp ] | ipc_router qcom,ipc_router proc-info adsp devcfg-glink-xals edge-01 SMEM apss #IPCRTR + 3 < G edge-02 SMEM mpss #IPCRTR + 3 < G edge-03 SMEM cdsp #IPCRTR + 3 < G devcfg-mhi-xals edge-01 MHI wpss O 2 Z 3 smp2p qcom,smp2p proc-info e m t smp2p-interrupts intr-01 intr-02 smem
qcom,smem
CORE_TOP_CSR 0
@
@ ipcc
qcom,ipcc ipcc@1103000 qcom,ipcc-protocol MPROC y D ! " # : ; - . 9 @ ipcc@11c1000 qcom,ipcc-protocol COMPUTE_L0 N D ! " #
/ 9 - . @ ipcc@1281000 qcom,ipcc-protocol COMPUTE_L1 D ! " #
/ 9 - . @ ipcc@1341000 qcom,ipcc-protocol PERIPH (
! " # - @ ipcc@1401000 qcom,ipcc-protocol FENCE d ! " #
/ 9 - . @ ipcc_legacy@6888004 @ ipcc_legacy_sdc qcom,ipcc-legacy $ 8 9 : ; + @ timetick timer@68a2000 qcom,timetick 4SystemTimer ?$ J T @ timer@68a3000 qcom,timetick 0 4WakeUpTimer ?$ J T @ pinctrl@f100000 $ qcom,kaanapali-pinctrl qcom,pinctrl d k q > O V B u } P summary directconn0 directconn1 directconn2 directconn3 directconn4 directconn5 GPIOINTADSP @ ibi_i3c_qup1_se4_scl % @ ibi_i3c_qup1_se4_sda $ @ ibi_i3c_qup1_se7_scl = @ # ibi_i3c_qup1_se7_sda < @ " ibi_i3c_qup2_se0_scl @ ) ibi_i3c_qup2_se0_sda @ ( ibi_i3c_qup2_se1_scl @ / ibi_i3c_qup2_se1_sda @ . ibi_i3c_qup3_se1_scl @ ibi_i3c_qup3_se1_sda @ ibi_i3c_qup3_se2_scl
@ ibi_i3c_qup3_se2_sda @ ibi_i3c_qup4_se0_scl 1 @ Y ibi_i3c_qup4_se0_sda 0 @ X ibi_i3c_qup4_se1_scl @ _ ibi_i3c_qup4_se1_sda @ ^ ibi_i3c_qup4_se2_scl ! @ e ibi_i3c_qup4_se2_sda @ d qup1_se0_l0 P @ qup1_se0_l1 S @ qup1_se0_l2 R @ qup1_se0_l3 Q @ qup1_se1_l0 J @ qup1_se1_l1 K @ qup1_se1_l2 L @ qup1_se1_l3 M @ qup1_se2_l0 ( @
qup1_se2_l1 ) @ qup1_se2_l2 * @ qup1_se2_l3 + @
qup1_se2_l4 @ qup1_se2_l5 @ qup1_se2_l6 @ qup1_se3_l0 , @ qup1_se3_l1 - @ qup1_se3_l2 . @ qup1_se3_l3 / @ qup1_se4_l0 $ @ qup1_se4_l1 % @ qup1_se4_l2 & @ qup1_se4_l3 ' @ qup1_se5_l0 4 @ qup1_se5_l1 5 @ qup1_se5_l2 6 @ qup1_se5_l3 7 @ qup1_se6_l0 8 @ qup1_se6_l1 9 @ qup1_se6_l2 : @ qup1_se6_l3 ; @ qup1_se7_l0 < @ qup1_se7_l1 = @ ! qup1_se7_l2 > @ $ qup1_se7_l3 ? @ % qup2_se0_l0 @ & qup2_se0_l1 @ ' qup2_se0_l2 @ * qup2_se0_l3 @ + qup2_se1_l0 @ , qup2_se1_l1 @ - qup2_se1_l2 @ 0 qup2_se1_l3 @ 1 qup2_se2_l0 u @ 2 qup2_se2_l1 v @ 3 qup2_se2_l2 w @ 4 qup2_se2_l3 x @ 5 qup2_se3_l0 z @ 6 qup2_se3_l1 { @ 7 qup2_se3_l2 | @ 8 qup2_se3_l3 } @ 9 qup2_se4_l0 @ : qup2_se4_l1 @ ; qup2_se4_l2 @ < qup2_se4_l3 @ = qup3_se0_l0 @ @ > qup3_se0_l1 A @ ? qup3_se0_l2 @ @ @ qup3_se0_l3 A @ A qup3_se1_l0 @ B qup3_se1_l1 @ C qup3_se1_l2
@ D qup3_se1_l3 @ E qup3_se1_l4
@ qup3_se1_l5 @ qup3_se1_l6 @ qup3_se2_l0 @ F qup3_se2_l1
@ G qup3_se2_l2 @ H qup3_se2_l3 @ I qup3_se3_l0 @ J qup3_se3_l1 @ K qup3_se3_l2 @ L qup3_se3_l3 @ M qup3_se4_l0 @ N qup3_se4_l1 @ O qup3_se4_l2 @ P qup3_se4_l3 @ Q qup3_se4_l6 @ qup3_se5_l0 @ R qup3_se5_l1 @ S qup3_se5_l2 @ T qup3_se5_l3 @ U qup4_se0_l0 0 @ V qup4_se0_l1 1 @ W qup4_se0_l2 2 @ Z qup4_se0_l3 3 @ [ qup4_se1_l0 @ \ qup4_se1_l1 @ ] qup4_se1_l2 @ ` qup4_se1_l3 @ a qup4_se2_l0 @ b qup4_se2_l1 ! @ c qup4_se2_l2 " @ f qup4_se2_l3 # @ g qup4_se3_l0 y @ h qup4_se3_l1 T @ i qup4_se3_l2 y @ j qup4_se3_l3 T @ k qup4_se4_l0 @ l qup4_se4_l1 @ m qup4_se4_l2 @ n qup4_se4_l3 @ o top_qup1_se0_i2c_active
@ top_qup1_se0_i2c_sleep @
top_qup1_se0_spi_active X X X X @ top_qup1_se0_spi_sleep ! ! ! ! @ top_qup1_se0_uart_active @ top_qup1_se0_uart_sleep @ top_qup1_se1_i2c_active
@ top_qup1_se1_i2c_sleep @ top_qup1_se1_spi_active X X X X @ top_qup1_se1_spi_sleep ! ! ! ! @ top_qup1_se1_uart_active @ top_qup1_se1_uart_sleep @ top_qup1_se2_i2c_active
@ top_qup1_se2_i2c_sleep
@ top_qup1_se2_spi_active
X X X
X @ top_qup1_se2_spi_sleep
! ! !
! @ top_qup1_se2_uart_active
@ top_qup1_se2_uart_sleep
@ top_qup1_se3_i2c_active
@ top_qup1_se3_i2c_sleep @ top_qup1_se3_spi_active X X X X @ top_qup1_se3_spi_sleep ! ! ! ! @ ! top_qup1_se3_uart_active @ " top_qup1_se3_uart_sleep @ # top_qup1_se4_i2c_active
@ $ top_qup1_se4_i2c_sleep @ % top_qup1_se4_i3c_active
@ & top_qup1_se4_i3c_sleep ! ! @ ' top_qup1_se4_i3c_ibi_active
@ ( top_qup1_se4_i3c_ibi_sleep ! ! @ ) top_qup1_se4_spi_active X X X X @ * top_qup1_se4_spi_sleep ! ! ! ! @ + top_qup1_se4_uart_active @ , top_qup1_se4_uart_sleep @ - top_qup1_se5_i2c_active
@ . top_qup1_se5_i2c_sleep @ / top_qup1_se5_spi_active X X X X @ 0 top_qup1_se5_spi_sleep ! ! ! ! @ 1 top_qup1_se5_uart_active @ 2 top_qup1_se5_uart_sleep @ 3 top_qup1_se6_i2c_active
@ 4 top_qup1_se6_i2c_sleep @ 5 top_qup1_se6_spi_active X X X X @ 6 top_qup1_se6_spi_sleep ! ! ! ! @ 7 top_qup1_se6_uart_active @ 8 top_qup1_se6_uart_sleep @ 9 top_qup1_se7_i2c_active
!
@ : top_qup1_se7_i2c_sleep ! @ ; top_qup1_se7_i3c_active
!
@ < top_qup1_se7_i3c_sleep ! ! ! @ = top_qup1_se7_i3c_ibi_active "
#
@ > top_qup1_se7_i3c_ibi_sleep " ! # ! @ ? top_qup1_se7_spi_active X !X $X %X @ @ top_qup1_se7_spi_sleep ! ! ! $ ! % ! @ A top_qup1_se7_uart_active ! $ % @ B top_qup1_se7_uart_sleep ! $ % @ C top_qup2_se0_i2c_active &
'
@ D top_qup2_se0_i2c_sleep & ' @ E top_qup2_se0_i3c_active &
'
@ F top_qup2_se0_i3c_sleep & ! ' ! @ G top_qup2_se0_i3c_ibi_active (
)
@ H top_qup2_se0_i3c_ibi_sleep ( ! ) ! @ I top_qup2_se0_spi_active &X 'X *X +X @ J top_qup2_se0_spi_sleep & ! ' ! * ! + ! @ K top_qup2_se0_uart_active & ' * + @ L top_qup2_se0_uart_sleep & ' * + @ M top_qup2_se1_i2c_active ,
-
@ N top_qup2_se1_i2c_sleep , - @ O top_qup2_se1_i3c_active ,
-
@ P top_qup2_se1_i3c_sleep , ! - ! @ Q top_qup2_se1_i3c_ibi_active .
/
@ R top_qup2_se1_i3c_ibi_sleep . ! / ! @ S top_qup2_se1_spi_active ,X -X 0X 1X @ T top_qup2_se1_spi_sleep , ! - ! 0 ! 1 ! @ U top_qup2_se1_uart_active , - 0 1 @ V top_qup2_se1_uart_sleep , - 0 1 @ W top_qup2_se2_i2c_active 2
3
@ X top_qup2_se2_i2c_sleep 2 3 @ Y top_qup2_se2_spi_active 2X 3X 4X 5X @ Z top_qup2_se2_spi_sleep 2 ! 3 ! 4 ! 5 ! @ [ top_qup2_se2_uart_active 2 3 4 5 @ \ top_qup2_se2_uart_sleep 2 3 4 5 @ ] top_qup2_se3_i2c_active 6
7
@ ^ top_qup2_se3_i2c_sleep 6 7 @ _ top_qup2_se3_spi_active 6X 7X 8X 9X @ ` top_qup2_se3_spi_sleep 6 ! 7 ! 8 ! 9 ! @ a top_qup2_se3_uart_active 6 7 8 9 @ b top_qup2_se3_uart_sleep 6 7 8 9 @ c top_qup2_se4_i2c_active :
;
@ d top_qup2_se4_i2c_sleep : ; @ e top_qup2_se4_spi_active :X ;X <X =X @ f top_qup2_se4_spi_sleep : ! ; ! < ! = ! @ g top_qup2_se4_uart_active : ; < = @ h top_qup2_se4_uart_sleep : ; < = @ i top_qup3_se0_i2c_active >
?
@ j top_qup3_se0_i2c_sleep > ? @ k top_qup3_se0_spi_active >X ?X @X AX @ l top_qup3_se0_spi_sleep > ! ? ! @ ! A ! @ m top_qup3_se0_uart_active > ? @ A @ n top_qup3_se0_uart_sleep > ? @ A @ o top_qup3_se1_i2c_active B
C
@ p top_qup3_se1_i2c_sleep B C @ q top_qup3_se1_spi_active BX CX DX EX @ r top_qup3_se1_spi_sleep B ! C ! D ! E ! @ s top_qup3_se1_uart_active B C D E @ t top_qup3_se1_uart_sleep B C D E @ u top_qup3_se2_i2c_active F
G
@ v top_qup3_se2_i2c_sleep F G @ w top_qup3_se2_spi_active FX GX HX IX @ x top_qup3_se2_spi_sleep F ! G ! H ! I ! @ y top_qup3_se2_uart_active F G H I @ z top_qup3_se2_uart_sleep F G H I @ { top_qup3_se3_i2c_active J
K
@ | top_qup3_se3_i2c_sleep J K @ } top_qup3_se3_spi_active JX KX LX MX @ ~ top_qup3_se3_spi_sleep J ! K ! L ! M ! @ top_qup3_se3_uart_active J K L M @ top_qup3_se3_uart_sleep J K L M @ top_qup3_se4_i2c_active N
O
@ top_qup3_se4_i2c_sleep N O @ top_qup3_se4_spi_active NX OX PX QX @ top_qup3_se4_spi_sleep N ! O ! P ! Q ! @ top_qup3_se4_uart_active N O P Q @ top_qup3_se4_uart_sleep N O P Q @ top_qup3_se5_i2c_active R
S
@ top_qup3_se5_i2c_sleep R S @ top_qup3_se5_spi_active RX SX TX UX @ top_qup3_se5_spi_sleep R ! S ! T ! U ! @ top_qup3_se5_uart_active R S T U @ top_qup3_se5_uart_sleep R S T U @ top_qup4_se0_i2c_active V
W
@ top_qup4_se0_i2c_sleep V W @ top_qup4_se0_i3c_active V
W
@ top_qup4_se0_i3c_sleep V ! W ! @ top_qup4_se0_i3c_ibi_active X
Y
@ top_qup4_se0_i3c_ibi_sleep X ! Y ! @ top_qup4_se0_spi_active VX WX ZX [X @ top_qup4_se0_spi_sleep V ! W ! Z ! [ ! @ top_qup4_se0_uart_active V W Z [ @ top_qup4_se0_uart_sleep V W Z [ @ top_qup4_se1_i2c_active \
]
@ top_qup4_se1_i2c_sleep \ ] @ top_qup4_se1_i3c_active \
]
@ top_qup4_se1_i3c_sleep \ ! ] ! @ top_qup4_se1_i3c_ibi_active ^
_
@ top_qup4_se1_i3c_ibi_sleep ^ ! _ ! @ top_qup4_se1_spi_active \X ]X `X aX @ top_qup4_se1_spi_sleep \ ! ] ! ` ! a ! @ top_qup4_se1_uart_active \ ] ` a @ top_qup4_se1_uart_sleep \ ] ` a @ top_qup4_se2_i2c_active b
c
@ top_qup4_se2_i2c_sleep b c @ top_qup4_se2_i3c_active b
c
@ top_qup4_se2_i3c_sleep b ! c ! @ top_qup4_se2_i3c_ibi_active d
e
@ top_qup4_se2_i3c_ibi_sleep d ! e ! @ top_qup4_se2_spi_active bX cX fX gX @ top_qup4_se2_spi_sleep b ! c ! f ! g ! @ top_qup4_se2_uart_active b c f g @ top_qup4_se2_uart_sleep b c f g @ top_qup4_se3_i2c_active h
i
@ top_qup4_se3_i2c_sleep h i @ top_qup4_se3_spi_active hX iX jX kX @ top_qup4_se3_spi_sleep h ! i ! j ! k ! @ top_qup4_se3_uart_active h i j k @ top_qup4_se3_uart_sleep h i j k @ top_qup4_se4_i2c_active l
m
@ top_qup4_se4_i2c_sleep l m @ top_qup4_se4_spi_active lX mX nX oX @ top_qup4_se4_spi_sleep l ! m ! n ! o ! @ top_qup4_se4_uart_active l m n o @ top_qup4_se4_uart_sleep l m n o @ pinctrl@7760000 $ qcom,kaanapali-pinctrl qcom,pinctrl v d k \ E E E E E E E E E E E E E E E E E E E E E E E @ slimbus_clk @ p slimbus_data @ q slimbus_default_gpio_cfg p ! q ! @ pinctrl@75C0000 $ qcom,kaanapali-pinctrl qcom,pinctrl \ d - k q a a Q Q a a a a a a a a a a I E Q Q E E a a Q Q E E E E E E E E E E E E E E Q Q Q Q E E E @ ssc_gpio_10_clk
@ ssc_gpio_11_clk @ ssc_gpio_12_clk @ ssc_gpio_13_clk
@ ssc_gpio_14_clk @ ssc_gpio_15_clk @ ssc_gpio_18_clk @ ssc_gpio_19_clk @ ssc_gpio_26_clk @ ssc_gpio_27_clk @ ssc_gpio_30_clk @ ssc_gpio_31_clk @ ssc_gpio_32_clk @ ssc_gpio_33_clk ! @ ssc_gpio_34_clk " @ ssc_gpio_35_clk # @ ssc_gpio_6_clk @ ssc_gpio_7_clk @ ssc_qup0_se0_l0 @ r ssc_qup0_se0_l1 @ s ssc_qup0_se1_l0 @ t ssc_qup0_se1_l1 @ u ssc_qup0_se2_l0 @ v ssc_qup0_se2_l1 @ w ssc_qup0_se2_l2 @ x ssc_qup0_se2_l3 @ y ssc_qup0_se2_l4 @ ssc_qup0_se2_l5 @ ssc_qup0_se3_l0 @ z ssc_qup0_se3_l1 @ { ssc_qup0_se4_l0
@ | ssc_qup0_se4_l1 @ } ssc_qup0_se4_l2 @ ~ ssc_qup0_se4_l3
@ ssc_qup0_se4_l4 @ ssc_qup0_se4_l5 @ ssc_qup0_se5_l0 @ ssc_qup0_se5_l1 @ ssc_qup0_se5_l2 @ ssc_qup0_se5_l3 @ ssc_qup0_se6_l0 @ ssc_qup0_se6_l1 @ ssc_qup0_se6_l2 @ ssc_qup0_se6_l3 @ ssc_qup0_se7_l0 @ ssc_qup0_se7_l1 @ ssc_qup0_se7_l2 @ ssc_qup0_se7_l3 @ ssc_qup1_se0_l0 @ ssc_qup1_se0_l1 @ ssc_qup1_se1_l0 @ ssc_qup1_se1_l1 @ ssc_qup1_se2_l0 @ ssc_qup1_se2_l1 @ ssc_qup1_se2_l2 @ ssc_qup1_se2_l3 @ ssc_qup1_se3_l0 @ ssc_qup1_se3_l1 @ ssc_qup1_se4_l0 @ ssc_qup1_se4_l1 @ ssc_qup1_se5_l0 @ ssc_qup1_se5_l1 ! @ ssc_qup1_se5_l2 " @ ssc_qup1_se5_l3 # @ ssc_qup1_se6_l0 $ @ ssc_qup1_se6_l1 % @ ssc_qup1_se6_l2 $ @ ssc_qup1_se6_l3 % @ qup_ssc0_se0_i2c_active r
s
@ qup_ssc0_se0_i2c_sleep r s @ qup_ssc0_se0_i3c_active r
s
@ qup_ssc0_se0_i3c_sleep r ! s ! @ qup_ssc0_se0_i3c_ibi_active r
s
@ qup_ssc0_se0_i3c_ibi_sleep r ! s ! @ qup_ssc0_se1_i2c_active t
u
@ qup_ssc0_se1_i2c_sleep t u @ qup_ssc0_se1_i3c_active t
u
@ qup_ssc0_se1_i3c_sleep t ! u ! @ qup_ssc0_se1_i3c_ibi_active t
u
@ qup_ssc0_se1_i3c_ibi_sleep t ! u ! @ qup_ssc0_se2_i2c_active v
w
@ qup_ssc0_se2_i2c_sleep v w @ qup_ssc0_se2_i3c_active v
w
@ qup_ssc0_se2_i3c_sleep v ! w ! @ qup_ssc0_se2_i3c_ibi_active v
w
@ qup_ssc0_se2_i3c_ibi_sleep v ! w ! @ qup_ssc0_se2_spi_active vX wX xX yX @ qup_ssc0_se2_spi_sleep v ! w ! x ! y ! @ qup_ssc0_se2_spi_3w_sleep w ! x ! y ! @ qup_ssc0_se2_spi_3w_active wX xX yX
@ qup_ssc0_se3_i2c_active z
{
@ qup_ssc0_se3_i2c_sleep z { @ qup_ssc0_se3_i3c_active z
{
@ qup_ssc0_se3_i3c_sleep z ! { ! @ qup_ssc0_se3_i3c_ibi_active z
{
@ qup_ssc0_se3_i3c_ibi_sleep z ! { ! @ qup_ssc0_se4_i2c_active |
}
@ qup_ssc0_se4_i2c_sleep | } @ qup_ssc0_se4_spi_active |X }X ~X X @ qup_ssc0_se4_spi_sleep | ! } ! ~ ! ! @ qup_ssc0_se4_spi_3w_active }X ~X X
@ qup_ssc0_se4_spi_3w_sleep } ! ~ ! ! @ qup_ssc0_se5_i2c_active
@ qup_ssc0_se5_i2c_sleep @ qup_ssc0_se5_spi_active X X X X @ qup_ssc0_se5_spi_sleep ! ! ! ! @ qup_ssc0_se5_spi_3w_active X X X
@ qup_ssc0_se5_spi_3w_sleep ! ! ! @ qup_ssc0_se5_uart_active @ qup_ssc0_se5_uart_sleep @ qup_ssc0_se6_i2c_active
@ qup_ssc0_se6_i2c_sleep @ qup_ssc0_se6_i3c_active
@ qup_ssc0_se6_i3c_sleep ! ! @ qup_ssc0_se6_i3c_ibi_active
@ qup_ssc0_se6_i3c_ibi_sleep ! ! @ qup_ssc0_se6_uart_active @ qup_ssc0_se6_uart_sleep @ qup_ssc0_se7_i2c_active
@ qup_ssc0_se7_i2c_sleep @ qup_ssc0_se7_uart_active @ qup_ssc0_se7_uart_sleep @ qup_ssc1_se0_i2c_active
@ qup_ssc1_se0_i2c_sleep @ qup_ssc1_se0_i3c_active
@ qup_ssc1_se0_i3c_sleep ! ! @ qup_ssc1_se0_i3c_ibi_active
@ qup_ssc1_se0_i3c_ibi_sleep ! ! @ qup_ssc1_se1_i2c_active
@ qup_ssc1_se1_i2c_sleep @ qup_ssc1_se1_i3c_active
@ qup_ssc1_se1_i3c_sleep ! ! @ qup_ssc1_se1_i3c_ibi_active
@ qup_ssc1_se1_i3c_ibi_sleep ! ! @ qup_ssc1_se2_i2c_active
@ qup_ssc1_se2_i2c_sleep @ qup_ssc1_se2_i3c_active
@ qup_ssc1_se2_i3c_sleep ! ! @ qup_ssc1_se2_i3c_ibi_active
@ qup_ssc1_se2_i3c_ibi_sleep ! ! @ qup_ssc1_se2_spi_active X X X X @ qup_ssc1_se2_spi_sleep ! ! ! ! @ qup_ssc1_se2_spi_3w_active X X X
@ qup_ssc1_se2_spi_3w_sleep ! ! ! @ qup_ssc1_se3_i2c_active
@ qup_ssc1_se3_i2c_sleep @ qup_ssc1_se3_i3c_active
@ qup_ssc1_se3_i3c_sleep ! ! @ qup_ssc1_se3_i3c_ibi_active
@ qup_ssc1_se3_i3c_ibi_sleep ! ! @ qup_ssc1_se4_i2c_active
@ qup_ssc1_se4_i2c_sleep @ qup_ssc1_se5_i2c_active
@ qup_ssc1_se5_i2c_sleep @ qup_ssc1_se5_spi_active X X X X @ qup_ssc1_se5_spi_sleep ! ! ! ! @ qup_ssc1_se5_spi_3w_active X X X
@ qup_ssc1_se5_spi_3w_sleep ! ! ! @ qup_ssc1_se6_i2c_active
@ qup_ssc1_se6_i2c_sleep @ qup_ssc1_se6_i3c_active
@ qup_ssc1_se6_i3c_sleep ! ! @ qup_ssc1_se6_i3c_ibi_active
@ qup_ssc1_se6_i3c_ibi_sleep ! ! @ qup_ssc1_se6_uart_active @ qup_ssc1_se6_uart_sleep @
vdd_mxa qcom,rpmh-arc-regulator /vcs/vdd_mxa /vcs/vdd_mx ! 9 Q jmx.lvl } @ vdd_mxc qcom,rpmh-arc-regulator
/vcs/vdd_mxc ! 9 Q jmxc.lvl } @ vdd_cx qcom,rpmh-arc-regulator /vcs/vdd_cx ! 9 Q jcx.lvl } @ vdd_lpi_mx qcom,rpmh-arc-regulator /vcs/vdd_lpi_mx /vcs/vdd_ssc_mx ! 9 Q jlmx.lvl } ? @ vdd_lpi_cx qcom,rpmh-arc-regulator ! /vcs/vdd_lpi_cx /vcs/vdd_ssc_int ! 9 Q jlcx.lvl } ? @ clock-controller@100000 % qcom,gcc-kaanapali qcom,cc-kaanapali 0 @ P ` p / B / B GCC_GPLL0_CM_PLL_TAYCAN_COMMON GCC_GPLL1_CM_PLL_TAYCAN_COMMON GCC_GPLL2_CM_PLL_TAYCAN_COMMON GCC_GPLL3_CM_PLL_TAYCAN_COMMON GCC_GPLL4_CM_PLL_TAYCAN_COMMON GCC_GPLL5_CM_PLL_TAYCAN_COMMON GCC_GPLL6_CM_PLL_TAYCAN_COMMON GCC_GPLL7_CM_PLL_TAYCAN_COMMON GCC_GPLL8_CM_PLL_TAYCAN_COMMON GCC_GPLL9_CM_PLL_TAYCAN_COMMON GCC_GPLL10_CM_PLL_TAYCAN_COMMON GCC_GPLL11_CM_PLL_TAYCAN_COMMON GCC_JBIST_CM_PLL_JBIST4_COMMON GCC_AHB2PHY_SWMAN GCC_AHB2PHY_BROADCAST_SWMAN GCC_CLK_CTL_REG GCC_RPU_RPUQ11_200_CL36L12_LE GCC_RPU_XPU4 @ clock-controller@1f40000 . qcom,lpass_aon_cc-kaanapali qcom,cc-kaanapali P ` p & < TCSR_TCSR_REGS LPASS_QDSP6SS_QDSP6SS_PUB LPASS_QDSP6SS_QDSP6SS_QDSP6SSV81_CORE_CC_SWI LPASS_QDSP6SS_PLL_PLL_CM_PLL_TAYCAN_COMMON LPASS_QDSP6SS_QDSP6SSV81_CORE_CC_REG LPASS_AON_CC_PLL_CM_PLL_TAYCAN_COMMON LPASS_AON_CC_AHB2PHY_SWMAN LPASS_AON_CC_AHB2PHY_BROADCAST_SWMAN LPASS_AON_CC_LPASS_AON_CC_REG LPASS_LPI_TCM_REG @ clock-controller@7700000 1 qcom,lpass_aon_mx_cc-kaanapali qcom,cc-kaanapali p p` pp p LPASS_AON_MX_CC_RO_PLL_CM_PLL_PONGO_COMMON LPASS_AON_MX_CC_AHB2PHY_SWMAN LPASS_AON_MX_CC_AHB2PHY_BROADCAST_SWMAN LPASS_AON_MX_CC_LPASS_AON_MX_CC_REG @ clock-controller@6bc0000 0 qcom,lpass_audio_cc-kaanapali qcom,cc-kaanapali 0 ` p LPASS_AUDIO_CC_PLL_CM_PLL_ZONDA_COMMON LPASS_AUDIO_CC_DIG_PLL_CM_PLL_TAYCAN_COMMON LPASS_AUDIO_CC_LCC_PLL_CM_PLL_JBIST4_COMMON LPASS_AUDIO_CC_AHB2PHY_SWMAN LPASS_AUDIO_CC_AHB2PHY_BROADCAST_SWMAN LPASS_AUDIO_CC_LPASS_AUDIO_CC_REG @ clock-controller@7b00000 / qcom,lpass_core_cc-kaanapali qcom,cc-kaanapali 0 ` p 0 LPASS_LPASS_CORE_CC_DIG_PLL_LPASS_CORE_CC_DIG_PLL_CM_PLL_TAYCAN_COMMON LPASS_LPASS_CORE_CC_LPASS_CORE_CC_AHB2PHY_SWMAN LPASS_LPASS_CORE_CC_LPASS_CORE_CC_AHB2PHY_BROADCAST_SWMAN LPASS_LPASS_CORE_CC_LPASS_CORE_CC_LPASS_CORE_CC_REG LPASS_HW_AF_CORE LPASS_CORE_GDSC @ clock-controller@6e40000 0 qcom,lpass_lpmla_cc-kaanapali qcom,cc-kaanapali ` p @ LPASS_LPMLA_CC_DIG_PLL_CM_PLL_TAYCAN_COMMON LPASS_LPMLA_CC_AHB2PHY_SWMAN LPASS_LPMLA_CC_AHB2PHY_BROADCAST_SWMAN LPASS_LPMLA_CC_LPASS_LPMLA_CC_REG @ clock-controller@7880000 % qcom,scc-kaanapali qcom,cc-kaanapali SSC_SCC_SCC_SCC_REG @ cesta@7213000 - qcom,lpass_cesta-kaanapali qcom,cc-kaanapali ( !0 !4 !8 !X !^ @ LPASS_CRMB LPASS_CRMB_PT LPASS_CRMC LPASS_CRMV LPASS_CRM_COMMON @ cxstmtrace@16000000 qcom,stmtrace lpistmtrace@7100000 qcom,stmtrace @ cxstmcfg@10002000 qcom,stmcfg lpistmcfg@11343000 qcom,stmcfg 40 cxetb@11305000 qcom,tmc 0P lpietb@11345000 qcom,tmc 4P tpdm@11350000
qcom,tpdm 5 tpdm_24 tpdm@11351000
qcom,tpdm 5 tpdm_31 tpdm@11346000
qcom,tpdm 4` tpdm_129 tpdm@11334000
qcom,tpdm 3@ tpdm_90 qdss " 0 / L L !^!^ 8 H S c z
' 6 cti@11354000 qcom,cti " Elpass_lpi_cti_3_cti_3_qc_cti_core 5@ cti@1134b000 qcom,cti & Elpass_lpi_qdsp6_qdsp6ss_qdsp6ss_cscti 4 cti@11342000 qcom,cti $ Elpass_lpi_cti_sdc_2_cti_sdc_2_cscti 4 cti@11335000 qcom,cti " Eddrss_lpi_cti_cti_qc_cti_extended 3P cti@11341000 qcom,cti " Elpass_lpi_cti_1_cti_1_qc_cti_core 4 qdss_lpi_csr@6ee0000 qcom,qdss_lpi_csr funnel@10041000
qcom,tfunnel @ funnel@11353000
qcom,tfunnel 50 @ funnel@11304000
qcom,tfunnel 0@ @ funnel@11344000
qcom,tfunnel 4@ @ tnoc@11331000
qcom,tnoc N 3 * # Vport_ddrss_lpi_ddrss_lpi_trace_noc @ tpda@11352000
qcom,tpda 5
glpass-lpi q port_lpass_lpi_dl_tpda @ tpda@11347000
qcom,tpda 4p glpass-audio 8 q port_lpass_lpi_audio_hm_dl_tpda @ subsys_instance qcom,subsys_instance systemcache@31800000 qcom,systemcache 0 1 1 2 2 4 4 S llcc0_base llcc1_base llcc2_base llcc3_base llcc_bcast_or_base llcc_bcast_and_base @ @ llc-island qcom,llc-island islands island@c,ff800000 kam-llc-island qcom,llc-island islands island@c,ff800000 ` ssc_qup_fw_cfg qcom,qupfw-controller ssc_qup_0 se0_cfg $ P & . se1_cfg $ @ Q & . se2_cfg $ R & . se3_cfg $ S & . se4_cfg $ & . se5_cfg $ @ & . se6_cfg $ T & . se7_cfg $ & . ssc_qup_1 se0_cfg $ U & . se1_cfg $ @ V & . se2_cfg $ W & . se3_cfg $ X & . se4_cfg $ & . se5_cfg $ @ & . se6_cfg $ Y & . ssc_ibi_cd_domains qcom,ssc-pwr-domain-controller 7ibi_cd0 ibi_cd1 ibi_cd2 C Q f - @ ibi_ssc_0_cfg@7500000 qcom,ibi-controller P J n Q V G _ ! gok @ ibi_ssc_1_cfg@7510000 qcom,ibi-controller Q J n Q V f _ gok @ ibi_ssc_2_cfg@7520000 qcom,ibi-controller R J n Q V _ gok @ ibi_ssc_3_cfg@7530000 qcom,ibi-controller S J n Q V _ gok @ ibi_ssc_4_cfg@7540000 qcom,ibi-controller T J n Q V _ gok @ ibi_ssc_5_cfg@7550000 qcom,ibi-controller U J n Q V _ gok @ ibi_ssc_6_cfg@7560000 qcom,ibi-controller V J n Q V _ gok @ ibi_ssc_7_cfg@7570000 qcom,ibi-controller W J n Q V _ gok @ ibi_ssc_8_cfg@7580000 qcom,ibi-controller X J n Q V _ gok @ ibi_ssc_9_cfg@7590000 qcom,ibi-controller Y J n Q V _ gok @ ibi_top_0_cfg@EC90000 qcom,ibi-controller J n Q V 9 _ ; gok @ ibi_top_1_cfg@ECA0000 qcom,ibi-controller J n Q V _ gok @ ibi_top_2_cfg@ECB0000 qcom,ibi-controller J n Q V < _ C gok @ ibi_top_3_cfg@ECC0000 qcom,ibi-controller J n Q V # _ ' gok @ ibi_top_4_cfg@ECD0000 qcom,ibi-controller J n Q V Q _ R gok @ ibi_top_5_cfg@ECE0000 qcom,ibi-controller J n Q V * _ 3 gok @ ibi_top_6_cfg@ECF0000 qcom,ibi-controller J n Q V S _ U gok @ ibi_top_7_cfg@ED00000 qcom,ibi-controller J n Q V W _ _ gok @ ibi_top_8_cfg@ED10000 qcom,ibi-controller J n Q V g _ h gok @ ssc_pwr_domains qcom,ssc-pwr-domain-controller 7ssc_gdsc C @H SSC_QUP_0@7900000 qcom,sscqup-controller 7core2x core s-ahb m-ahb C Sd d4 v ^, n u р gok SSC_QUP_0_SE_0 qcom,se-controller ) >+ G O b l y 7se-clk C H J i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep gok SSC_QUP_0_SE_1 qcom,se-controller @ ) >, G p O b l y 7se-clk C Ǟ J i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep gok SSC_QUP_0_SE_2 qcom,se-controller
) >- G O b l y 7se-clk C ~E: | i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep spi-3w-default spi-3w-sleep gok SSC_QUP_0_SE_3 qcom,se-controller ) >. G O b l y 7se-clk C w J i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep gok SSC_QUP_0_SE_4 qcom,se-controller
) >/ G O b l y 7se-clk C *̉ H i2c-default i2c-sleep spi-default spi-sleep spi-3w-default spi-3w-sleep gok SSC_QUP_0_SE_5 qcom,se-controller @
) >0 G w O b l y 7se-clk C ` i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep spi-3w-default spi-3w-sleep gok SSC_QUP_0_SE_6 qcom,se-controller ) >1 G O b l y 7se-clk C b i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep uart-default uart-sleep gok SSC_QUP_0_SE_7 qcom,se-controller ) >* G O b l y 7se-clk C O . i2c-default i2c-sleep uart-default uart-sleep gok SSC_QUP_1@7A00000 qcom,sscqup-controller 7core2x core s-ahb m-ahb C Tk tp M n u р gok SSC_QUP_1_SE_0 qcom,se-controller ) >) G O b l y 7se-clk C ) J i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep gok SSC_QUP_1_SE_1 qcom,se-controller @ ) > G O b l y 7se-clk C J i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep gok SSC_QUP_1_SE_2 qcom,se-controller
) > G O b l y 7se-clk C d | i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep spi-3w-default spi-3w-sleep gok SSC_QUP_1_SE_3 qcom,se-controller ) > G O b l y 7se-clk C ]F J i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep gok SSC_QUP_1_SE_4 qcom,se-controller ) > G O b l y 7se-clk C ,r i2c-default i2c-sleep gok SSC_QUP_1_SE_5 qcom,se-controller @
) > G O b l y 7se-clk C R* H i2c-default i2c-sleep spi-default spi-sleep spi-3w-default spi-3w-sleep gok SSC_QUP_1_SE_6 qcom,se-controller ) > G O b l y 7se-clk C 3, b i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep uart-default uart-sleep
gok TOP_QUP_1@a00000 qcom,qup-controller 7core2x core s-ahb m-ahb C ۂ @ 4(~ Q'b n u gok TOP_QUP_1_SE_0 qcom,se-controller 0
) > G O b l y 7se-clk C > D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep
gok TOP_QUP_1_SE_1 qcom,se-controller @ 0 ) > G O b l y 7se-clk C ދڬ D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep gok TOP_QUP_1_SE_2 qcom,se-controller 0
) > G O b l y 7se-clk C E4 D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep gok TOP_QUP_1_SE_3 qcom,se-controller 0 ) > G O b l y 7se-clk C l D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep ! " # gok TOP_QUP_1_SE_4 qcom,se-controller 0
) > G O b l y 7se-clk C *KF x i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep $ % & ' ( ) * + , - gok TOP_QUP_1_SE_5 qcom,se-controller @ 0 ) > G O b l y 7se-clk C y D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep . / 0 1 2 3 gok TOP_QUP_1_SE_6 qcom,se-controller 0
) > G O b l y 7se-clk C o&j D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep 4 5 6 7 8 9 gok TOP_QUP_1_SE_7 qcom,se-controller 0 ) > G O b l y 7se-clk C G5 x i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep : ; < = > ? @ A B C gok TOP_QUP_2@800000 qcom,qup-controller 7core2x core s-ahb m-ahb C pi _h 0nU ~t n u gok TOP_QUP_2_SE_0 qcom,se-controller 0
) > G O b l y 7se-clk C b8 x i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep D E F G H I J K L M gok TOP_QUP_2_SE_1 qcom,se-controller @ 0 ) > G O b l y 7se-clk C ' x i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep N O P Q R S T U V W gok TOP_QUP_2_SE_2 qcom,se-controller 0
) > G O b l y 7se-clk C + D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep X Y Z [ \ ] gok TOP_QUP_2_SE_3 qcom,se-controller 0 ) > G O b l y 7se-clk C ,y D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep ^ _ ` a b c gok TOP_QUP_2_SE_4 qcom,se-controller 0
) > G O b l y 7se-clk C y~ D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep d e f g h i gok TOP_QUP_3@1900000 qcom,qup-controller 7core2x core s-ahb m-ahb C e J 7i 6< n u gok TOP_QUP_3_SE_0 qcom,se-controller 0
) > G O b l y 7se-clk C = D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep j k l m n o gok TOP_QUP_3_SE_1 qcom,se-controller @ 0 ) > G O b l y 7se-clk C B D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep p q r s t u gok TOP_QUP_3_SE_2 qcom,se-controller 0
) > G O b l y 7se-clk C + o D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep v w x y z { gok TOP_QUP_3_SE_3 qcom,se-controller 0 ) > G O b l y 7se-clk C oP D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep | } ~ gok TOP_QUP_3_SE_4 qcom,se-controller 0
) > G O b l y 7se-clk C d D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep gok TOP_QUP_3_SE_5 qcom,se-controller @ 0 ) > G O b l y 7se-clk C D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep gok TOP_QUP_4@1a00000 qcom,qup-controller 7core2x core s-ahb m-ahb C - z y P풧 n u gok TOP_QUP_4_SE_0 qcom,se-controller 0
) > G O b l y 7se-clk C n x i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep gok TOP_QUP_4_SE_1 qcom,se-controller @ 0 ) > G O b l y 7se-clk C 6VF x i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep gok TOP_QUP_4_SE_2 qcom,se-controller 0
) > G O b l y 7se-clk C ; x i2c-default i2c-sleep i3c-default i3c-sleep i3c_ibi-default i3c_ibi-sleep spi-default spi-sleep uart-default uart-sleep gok TOP_QUP_4_SE_3 qcom,se-controller 0 ) > G O b l y 7se-clk C k D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep gok TOP_QUP_4_SE_4 qcom,se-controller 0
) > G O b l y 7se-clk C x{; D i2c-default i2c-sleep spi-default spi-sleep uart-default uart-sleep gok qup_tcsr_info qcom,quptcsr-controller $ tcsr_cfg0 1 k 9 B@ KD T@ ]H tcsr_cfg1 1 9 BL KP TL ]T SlimbusBSP qcom,smbus-controller f qSLIMBUS } @ LPASS @ 2 B slimbus-default sb_0_DeviceProps @ sb_1_DeviceProps @ sb_2_DeviceProps @ sb_3_DeviceProps @ sb_4_DeviceProps @ sb_5_DeviceProps sb_6_DeviceProps slimbus_gen_config_1 , =LPASS K/vcs/vdd_lpi_cx W a t w0 svs_npa_str
"
5
S
j
sbMmpmRegParam
j
slimbus ) 7 sbLpmMmpmRegParam
{
slimbus ) 7 gsi_info qcom,gsi-controller gsi_qup_0 F M W h @ q gsi_qup_1 F @ M W h Z @ q gsi_qup_2 F @ M W h [ @ q gsi_qup_3 F@ M( W h d @ q gsi_qup_4 F@ M< W h j @ q gsi_ssc_qup_0 F@ M W h @ q ! " # $ % & ' ( gsi_ssc_qup_1 F@ M W h @ q spmi-bus@c400000 qcom,spmi-pmic-arb @ @ pmic@0 qcom,spmi-pmic @
spmi-vadc@92 qcom,spmi-vadc vadc_ch_cfg VPH_PWR VPH_PWR $ VBATT VBATT $ VBATT_2S VBATT_2S $ BATT_THERM BATT_THERM D $ BATT_ID_OHMS
BATT_ID_OHMS E $ IBATT_MA IBATT_MA $ IBATT2_MA
IBATT2_MA $ BATT2_THERM BATT2_THERM L $ BATT2_ID_OHMS BATT2_ID_OHMS K $ vadc-avg-ch gpio-map therm_table @ therm_tb1 @x - $ R Ȩ (l m % 1 z % * 5` / 4 9 > C i H V M G| R ;` W 18 \ )h a " f L k p " u z
\
therm_tb2 X $ @ 8 ( ѐ H jL *h x 4 ƨ
0
` b \ ( MH vadc_ibatt_tb N N usbin_i_tb S chg_temp_tb ŀ S p smb_itemp_tb $ S + smb_vtemp_tb S I ichg_fb_tb 9 S - vadctm_meas_cfg ! VPH_PWR VPH_PWR 2 $ B ' VBATT VBATT 2 $ B VBATT_2S VBATT_2S 2 $ B ' spmi-bus@c436000 qcom,spmi-pmic-arb @ @ kernel_test_devices@0 interrupt-controller@10140000 test,interrupt-control M b @ device1@f101000 qcom,test,singleton sDevice region mapping with name device1 test_reg_singleton ] int1 device2@1011000 qcom,test,singleton ! sDevice region mapping with index device2 ^ int2 device3@0 qcom,test,singleton sDevice with no region mapping device3 _ int3 device4@1 qcom,test,not_compatible sDevice not compatible device4 `
zero int4 device5@1010000 qcom,test,non_singleton sDevice region mapping with name device5 test_reg_non_singleton sw @ core boot cpt_boot_test { ` test1 * My Secret Message, Please keep it secret! test2 test_types U
U#4
) 4VxeC!
@ (
W穣4VxܺvT2
h test_pic_3 qcom,pic
test_uart1
qcom,uart
base rx tx test_uart2
qcom,uart
PD_Access_control
OEM_Flavor_Validation
mproc qmi qcsi qcom,qmi_qcsi_user_pd_config qmi_qcsi_ping_server_config
debugtrace qcom,debugtrace
products pram_mgr qcom,pram_mgr
SSC_PRAM
pram_partition QMP
QMP n SENSORS
SENSORS n BUSES
BUSES n GPI
GPI n ( WIGIG
WIGIG n BUSES_DEBUG
BUSES_DEBUG n CAMERA_OIS
CAMERA_OIS n SENSORS_OIS
SENSORS_OIS n SENSOR_ASC
SENSOR_ASC n BLUETOOTH
BLUETOOTH n sdcloader qcom,sdcloader sdc_params
<
) 7a sdc_physpool A W m'P debugtools version_tbl qcom,image_version_tbl_idx eic qcom,eic Z err_qdi
qcom,err_qdi P
pd_mon audio_process qcom,pd_mon_user_process_config /ramfs/audio_lpai.mbn 3 /rfs/root/vendor/firmware_mnt/image/audio_lpai.mbn 4audio_process < P caudio_pd qsh_process qcom,pd_mon_user_process_config /ramfs/qsh.mbn , /rfs/root/vendor/firmware_mnt/image/qsh.mbn 4qsh_process < P
csensor_pd ois_process qcom,pd_mon_user_process_config /ramfs/ois_lpai.mbn , /rfs/root/vendor/firmware_mnt/image/ois.mbn 4ois_process < P cois_pd pd_mon_restart qcom,pd_mon_restart r rcinit qcom,rcinit_cfg rcinit_config_spinor d u0 ! = Y u rcinit_config !4 ! = Y u tms_diag qcom,tms_diag 0 services tuna dynamic_heap qcom,dynamic_heap client_id_config client_id_00 DYNAMIC_MEM_CLIENT_ID_SENSOR client_id_01 DYNAMIC_MEM_CLIENT_ID_TEST systemcache qcom,systemcache-sw @ # - . kam-systemcache qcom,systemcache-sw @ # - . llc-lpi-dump qcom,llc-lpi-dump 4 QSH_ISLAND_POOL SSC_ISLAND_POOL QSHTECH_ISLAND_POOL diag qcom,adsp_core_diagcfg diagcfg_cmd $ = * W = u U Z . C c |
" 4 K d x ! diagcfg_param @ ) = Q i
# 8 2 L a y @ > < Y y K 4 F f d 5 M g @ = < \ xZ QURTOS_ISLAND_POOL QURTOS_ISLAND_POOL diagcfg_early_log _ diagcfg_f3_trace 2 H b qdsp_pm config qcom,config_data x lpassRegRange n l2ConfigRegRange n cores-array core0 e > core1 f core2 g " core3 h core4 i core5 j X core6 l ! core7 m S core8 o . core9 { 2 core10 r + core11 v
/ core12 w ] core13 y 1 core14 z 0 core15 | n o 6 7 core16 j core17 m core18 k core19 l 5 memories-array memory0 memory1 clocks-array clock0 ! ' / ;/clk/cpu C L clock1 ! ' / ;lpass_core_cc_core_clk C L clock2 ! ' / ;lpass_audio_cc_bus_clk C L clock3 ! ' / ;lpass_aon_cc_aon_h_clk C L clock4 ! 6 ' / ;lpass_aon_cc_lpi_noc_ls_clk C L clock5 ! 7 ' / ;lpass_aon_cc_lpi_noc_hs_clk C L clock6 ! ' / ;lpass_audio_cc_slimbus_core_clk C L clock7 ! ' / ;lpass_core_cc_lpm_core_clk C L clock8 ! ' / ;lpass_core_cc_lpm_mem0_core_clk C L clock9 ! ' / ;lpass_audio_cc_codec_mem_clk C L clock10 ! ' / ;lpass_audio_cc_codec_mem0_clk C L clock11 ! ' / ;lpass_audio_cc_codec_mem1_clk C L clock12 ! ' / ;lpass_audio_cc_codec_mem2_clk C L clock13 ! ' / ;lpass_audio_cc_codec_mem3_clk C L clock14 ! ' / ;lpass_aon_mx_cc_va_mem0_clk C L clock15 ! ' / ;lpass_aon_mx_cc_va_mem1_clk C L clock16 ! ' / $ ;lpass_core_cc_sysnoc_mport_core_clk C L clock17 ! ' / ;lpass_audio_cc_bus_timeout_clk C L clock18 ! C ' / ( ;lpass_aon_cc_lpass_0_lpmla_ahb_odsc_clk C L clock19 ! D ' / ( ;lpass_aon_cc_lpass_1_lpmla_ahb_odsc_clk C L clock20 ! ' / # ;lpass_core_cc_sysnoc_sway_core_clk C L clock21 ! ? ' / ;scc_ccd_ahb2ahb_m_clk C L clock22 ! @ ' / ;scc_ccd_ahb2ahb_s_clk C L clock23 ! A ' / ;scc_ahb2ahb_s_clk C L clock24 ! B ' / ;lpass_aon_mx_cc_ibi_clk C L clock25 ! S ' / ;lpass_core_cc_resampler_clk C L clock26 ! X ' / ;lpass_audio_cc_slimbus_clk C L clock27 ! Z ' / ;lpass_core_cc_avsync_stc_clk C L clock28 ! [ ' / ;lpass_core_cc_avsync_atime_clk C L clock29 ! ] ' / ;lpass_core_cc_hw_af_clk C L clock30 ! ^ ' / ;lpass_core_cc_hw_af_noc_clk C L clock31 ! n ' / ! ;lpass_lpmla_cc_lpass_0_lpmla_clk C L clock32 ! o ' / ! ;lpass_lpmla_cc_lpass_1_lpmla_clk C L clock33 ! t ' / ;lpass_aon_cc_enpu_scheduler_clk C L clock34 ! j ' / ;lpass_aon_cc_sdc_proc_fclk_clk C L clock35 ! m ' / ;scc_ccd_clk C L clock36 ! l ' /
;scc_smem_clk C L busport-array busPort0 U d k y busPort1 U @ d k y busPort2 @ U @ d k y busPort3 A U @ d k y busPort4 B U @ d k y busPort5 C U @ d k y busPort6 D U @ d k y busPort7 U d k y busPort8 U d k y busPort9 U d k y busPort10 U d k y busPort11 U @ d k y busPort12 U d k y busPort13
U d k y busPort14 U @ d ^ k y busPort15 U d k y busPort16 U @ d k y 1 busPort17 U @ d k y 1 busPort18 U d k y busPort19 U d k y busPort20 U d k $ busPort21 U d k $ busPort22 U d k $ busPort23 U d k $ busPort24 ! U d k $ busPort25 " U d k $ busPort26 $ U d k $ busPort27 % U d k $ busPort28 ' U d k ' $ busPort29 ( U d k $ busPort30 + U d k $ busPort31 1 U d k $ busPort32 0 U d k $ busPort33 . U d k $ busPort34 2 U d k $ busPort35 / U d k $ busPort36 6 U d k C $ busPort37 7 U d k D $ busPort38 5 U d l k 5 busPort39 > U d k > extroute-array extBusRoute0 % extBusRoute1 @ ( extBusRoute2 % extBusRoute3 A ( extBusRoute4 % extBusRoute5 B ( extBusRoute6 % extBusRoute7 C ( extBusRoute8 % extBusRoute9 D ( mipsroute-array mipsBwRoute0 % mipsBwRoute1 @ ( pwrDomain-array pwrDomain0 /core/cpu/latency ! pwrDomain1 ! lpass_core_cc_lpass_core_hm_gdsc ! pwrDomain2 ! lpass_aon_cc_lpass_audio_hm_gdsc ! pwrDomain3 ! pwrDomain4 lpass_aon_cc_lpass_ssc_gdsc ! cestaBw-array client0 lpass path0 ) 5 cestaClk-array clk0 ! j ;lpass_aon_cc_sdc_proc_fclk_clk cestaPwrDomain-array pwrDomain0 lpass_aon_cc_lpass_ssc_gdsc features-array feature0 6 H feature1 6 H feature2 6 H feature3 6 H feature4 6 H feature5 6 H feature6 6 H feature7 6 H feature8 6 H feature9 6 H feature10 6 5 H feature11 6 / H feature12 6 H feature13 6 H feature14 6 $=X H feature15 6 H ' feature16 6 H feature17 6 H feature18 6 H feature19 6 H feature20 6 H feature21 6 H feature22 6 H feature23 6 H feature24 6 H feature25 6 H feature26 6 H feature27 6 H feature28 6 H feature29 6 H feature30 6 H feature31 6 H feature32 6 H feature33 6 H feature34 6 H feature35 6 H feature36 6 H feature37 6 H config_arch qcom,config_arch compensatedDdrBwTable 0 : rp 0 A 0 H ܓ X 0 O t 2 0 V U 2 0 ] &6 0 d , s 0 k 2 0 r 8ـ 0 y > 0 adspsnocVoteTable 8 : ' 8 A ' 8 H ܓ X X ' 8 O t 2 ' 8 V U e ' 8 ] &6 O ' 8 d , ' 8 k 2 ' 8 r 8ـ U ' 8 y > * ' 8 ' compensatedLecDdrBwTable 0 : X 0 A 2 0 H 0 O ׄ s 0 V e 0 ] adspLecsnocVoteTable 8 : X 8 A 2 8 H O 8 O ׄ 8 V e U 8 ] compensatedMlDdrBwTable 0 : rp X 0 A kI 0 H Н 2 0 O 8 0 V GW s 0 ] n! 0 d adspMlsnocVoteTable 8 : X 8 A kI 8 H Н 2 8 O 8 O 8 V GW 8 ] n! U 8 d adspToLpiNocFreqTable : 0 $ A$ 5 H3 O=P O VM j ]bkP $ mlToLpiNocFreqTable :$ $ AO 5 HRH O O V& j ]0 $ dal qcom,dal prm qcom,prm prm_rsrcs qcom,prm-rsrcs prm-regulator-b1b-e0 qcom,prm-regulator B1B_E0 @
prm-regulator-l1b-e0 qcom,prm-regulator L1B_E0 @ prm-regulator-l2b-e0 qcom,prm-regulator L2B_E0 @ prm-regulator-l5b-e0 qcom,prm-regulator L5B_E0 @ prm-regulator-l15b-e0 qcom,prm-regulator L15B_E0 @ prm-regulator-l18b-e0 qcom,prm-regulator L18B_E0 @ prm-regulator-l1d-e0 qcom,prm-regulator L1D_E0 @ prm-regulator-l2d-e0 qcom,prm-regulator L2D_E0 @ prm-regulator-l3d-e0 qcom,prm-regulator L3D_E0 @ prm-regulator-l1f-e0 qcom,prm-regulator L1F_E0 @ prm-regulator-l7m-e1 qcom,prm-regulator L7M_E1 @ prm-regulator-l3i-e0 qcom,prm-regulator L3I_E0 @ prm-regulator-ls1b-e0 qcom,prm-regulator *LS1B_E0 @ prm-regulator-ls2b-e0 qcom,prm-regulator *LS2B_E0 @ prm-regulator-ls3b-e0 qcom,prm-regulator *LS3B_E0 @ prm-regulator-ls4b-e0 qcom,prm-regulator *LS4B_E0 @ prm-pam
qcom,prm-pam @ pcie0 9pcie0 B @ pcie0-ldo1d-e0 Q $ \ pcie0-ldo3d-e0 Q $ \ p p pcie0-ldo3i-e0 Q $ \ p p __symbols__ f/soc j/soc/ipcc/ipcc@1103000 u/soc/ipcc/ipcc@11c1000 /soc/ipcc/ipcc@1281000 /soc/ipcc/ipcc@1341000 /soc/ipcc/ipcc@1401000 /soc/ipcc_legacy@6888004 /soc/timetick/timer@68a2000 /soc/timetick/timer@68a3000 /soc/pinctrl@f100000 * /soc/pinctrl@f100000/ibi_i3c_qup1_se4_scl * /soc/pinctrl@f100000/ibi_i3c_qup1_se4_sda * /soc/pinctrl@f100000/ibi_i3c_qup1_se7_scl * /soc/pinctrl@f100000/ibi_i3c_qup1_se7_sda * )/soc/pinctrl@f100000/ibi_i3c_qup2_se0_scl * >/soc/pinctrl@f100000/ibi_i3c_qup2_se0_sda * S/soc/pinctrl@f100000/ibi_i3c_qup2_se1_scl * h/soc/pinctrl@f100000/ibi_i3c_qup2_se1_sda * }/soc/pinctrl@f100000/ibi_i3c_qup3_se1_scl * /soc/pinctrl@f100000/ibi_i3c_qup3_se1_sda * /soc/pinctrl@f100000/ibi_i3c_qup3_se2_scl * /soc/pinctrl@f100000/ibi_i3c_qup3_se2_sda * /soc/pinctrl@f100000/ibi_i3c_qup4_se0_scl * /soc/pinctrl@f100000/ibi_i3c_qup4_se0_sda * /soc/pinctrl@f100000/ibi_i3c_qup4_se1_scl * /soc/pinctrl@f100000/ibi_i3c_qup4_se1_sda * %/soc/pinctrl@f100000/ibi_i3c_qup4_se2_scl * :/soc/pinctrl@f100000/ibi_i3c_qup4_se2_sda ! O/soc/pinctrl@f100000/qup1_se0_l0 ! [/soc/pinctrl@f100000/qup1_se0_l1 ! g/soc/pinctrl@f100000/qup1_se0_l2 ! s/soc/pinctrl@f100000/qup1_se0_l3 ! /soc/pinctrl@f100000/qup1_se1_l0 ! /soc/pinctrl@f100000/qup1_se1_l1 ! /soc/pinctrl@f100000/qup1_se1_l2 ! /soc/pinctrl@f100000/qup1_se1_l3 ! /soc/pinctrl@f100000/qup1_se2_l0 ! /soc/pinctrl@f100000/qup1_se2_l1 ! /soc/pinctrl@f100000/qup1_se2_l2 ! /soc/pinctrl@f100000/qup1_se2_l3 ! /soc/pinctrl@f100000/qup1_se2_l4 ! /soc/pinctrl@f100000/qup1_se2_l5 ! /soc/pinctrl@f100000/qup1_se2_l6 ! /soc/pinctrl@f100000/qup1_se3_l0 ! /soc/pinctrl@f100000/qup1_se3_l1 ! /soc/pinctrl@f100000/qup1_se3_l2 ! '/soc/pinctrl@f100000/qup1_se3_l3 ! 3/soc/pinctrl@f100000/qup1_se4_l0 ! ?/soc/pinctrl@f100000/qup1_se4_l1 ! K/soc/pinctrl@f100000/qup1_se4_l2 ! W/soc/pinctrl@f100000/qup1_se4_l3 ! c/soc/pinctrl@f100000/qup1_se5_l0 ! o/soc/pinctrl@f100000/qup1_se5_l1 ! {/soc/pinctrl@f100000/qup1_se5_l2 ! /soc/pinctrl@f100000/qup1_se5_l3 ! /soc/pinctrl@f100000/qup1_se6_l0 ! /soc/pinctrl@f100000/qup1_se6_l1 ! /soc/pinctrl@f100000/qup1_se6_l2 ! /soc/pinctrl@f100000/qup1_se6_l3 ! /soc/pinctrl@f100000/qup1_se7_l0 ! /soc/pinctrl@f100000/qup1_se7_l1 ! /soc/pinctrl@f100000/qup1_se7_l2 ! /soc/pinctrl@f100000/qup1_se7_l3 ! /soc/pinctrl@f100000/qup2_se0_l0 ! /soc/pinctrl@f100000/qup2_se0_l1 ! ! /soc/pinctrl@f100000/qup2_se0_l2 ! !/soc/pinctrl@f100000/qup2_se0_l3 ! !#/soc/pinctrl@f100000/qup2_se1_l0 ! !//soc/pinctrl@f100000/qup2_se1_l1 ! !;/soc/pinctrl@f100000/qup2_se1_l2 ! !G/soc/pinctrl@f100000/qup2_se1_l3 ! !S/soc/pinctrl@f100000/qup2_se2_l0 ! !_/soc/pinctrl@f100000/qup2_se2_l1 ! !k/soc/pinctrl@f100000/qup2_se2_l2 ! !w/soc/pinctrl@f100000/qup2_se2_l3 ! !/soc/pinctrl@f100000/qup2_se3_l0 ! !/soc/pinctrl@f100000/qup2_se3_l1 ! !/soc/pinctrl@f100000/qup2_se3_l2 ! !/soc/pinctrl@f100000/qup2_se3_l3 ! !/soc/pinctrl@f100000/qup2_se4_l0 ! !/soc/pinctrl@f100000/qup2_se4_l1 ! !/soc/pinctrl@f100000/qup2_se4_l2 ! !/soc/pinctrl@f100000/qup2_se4_l3 ! !/soc/pinctrl@f100000/qup3_se0_l0 ! !/soc/pinctrl@f100000/qup3_se0_l1 ! !/soc/pinctrl@f100000/qup3_se0_l2 ! "/soc/pinctrl@f100000/qup3_se0_l3 ! "/soc/pinctrl@f100000/qup3_se1_l0 ! " /soc/pinctrl@f100000/qup3_se1_l1 ! "+/soc/pinctrl@f100000/qup3_se1_l2 ! "7/soc/pinctrl@f100000/qup3_se1_l3 ! "C/soc/pinctrl@f100000/qup3_se1_l4 ! "O/soc/pinctrl@f100000/qup3_se1_l5 ! "[/soc/pinctrl@f100000/qup3_se1_l6 ! "g/soc/pinctrl@f100000/qup3_se2_l0 ! "s/soc/pinctrl@f100000/qup3_se2_l1 ! "/soc/pinctrl@f100000/qup3_se2_l2 ! "/soc/pinctrl@f100000/qup3_se2_l3 ! "/soc/pinctrl@f100000/qup3_se3_l0 ! "/soc/pinctrl@f100000/qup3_se3_l1 ! "/soc/pinctrl@f100000/qup3_se3_l2 ! "/soc/pinctrl@f100000/qup3_se3_l3 ! "/soc/pinctrl@f100000/qup3_se4_l0 ! "/soc/pinctrl@f100000/qup3_se4_l1 ! "/soc/pinctrl@f100000/qup3_se4_l2 ! "/soc/pinctrl@f100000/qup3_se4_l3 ! "/soc/pinctrl@f100000/qup3_se4_l6 ! #/soc/pinctrl@f100000/qup3_se5_l0 ! #/soc/pinctrl@f100000/qup3_se5_l1 ! #/soc/pinctrl@f100000/qup3_se5_l2 ! #'/soc/pinctrl@f100000/qup3_se5_l3 ! #3/soc/pinctrl@f100000/qup4_se0_l0 ! #?/soc/pinctrl@f100000/qup4_se0_l1 ! #K/soc/pinctrl@f100000/qup4_se0_l2 ! #W/soc/pinctrl@f100000/qup4_se0_l3 ! #c/soc/pinctrl@f100000/qup4_se1_l0 ! #o/soc/pinctrl@f100000/qup4_se1_l1 ! #{/soc/pinctrl@f100000/qup4_se1_l2 ! #/soc/pinctrl@f100000/qup4_se1_l3 ! #/soc/pinctrl@f100000/qup4_se2_l0 ! #/soc/pinctrl@f100000/qup4_se2_l1 ! #/soc/pinctrl@f100000/qup4_se2_l2 ! #/soc/pinctrl@f100000/qup4_se2_l3 ! #/soc/pinctrl@f100000/qup4_se3_l0 ! #/soc/pinctrl@f100000/qup4_se3_l1 ! #/soc/pinctrl@f100000/qup4_se3_l2 ! #/soc/pinctrl@f100000/qup4_se3_l3 ! #/soc/pinctrl@f100000/qup4_se4_l0 ! #/soc/pinctrl@f100000/qup4_se4_l1 ! $ /soc/pinctrl@f100000/qup4_se4_l2 ! $/soc/pinctrl@f100000/qup4_se4_l3 - $#/soc/pinctrl@f100000/top_qup1_se0_i2c_active , $;/soc/pinctrl@f100000/top_qup1_se0_i2c_sleep - $R/soc/pinctrl@f100000/top_qup1_se0_spi_active , $j/soc/pinctrl@f100000/top_qup1_se0_spi_sleep . $/soc/pinctrl@f100000/top_qup1_se0_uart_active - $/soc/pinctrl@f100000/top_qup1_se0_uart_sleep - $/soc/pinctrl@f100000/top_qup1_se1_i2c_active , $/soc/pinctrl@f100000/top_qup1_se1_i2c_sleep - $/soc/pinctrl@f100000/top_qup1_se1_spi_active , $/soc/pinctrl@f100000/top_qup1_se1_spi_sleep . %/soc/pinctrl@f100000/top_qup1_se1_uart_active - %)/soc/pinctrl@f100000/top_qup1_se1_uart_sleep - %A/soc/pinctrl@f100000/top_qup1_se2_i2c_active , %Y/soc/pinctrl@f100000/top_qup1_se2_i2c_sleep - %p/soc/pinctrl@f100000/top_qup1_se2_spi_active , %/soc/pinctrl@f100000/top_qup1_se2_spi_sleep . %/soc/pinctrl@f100000/top_qup1_se2_uart_active - %/soc/pinctrl@f100000/top_qup1_se2_uart_sleep - %/soc/pinctrl@f100000/top_qup1_se3_i2c_active , %/soc/pinctrl@f100000/top_qup1_se3_i2c_sleep - %/soc/pinctrl@f100000/top_qup1_se3_spi_active , &/soc/pinctrl@f100000/top_qup1_se3_spi_sleep . &./soc/pinctrl@f100000/top_qup1_se3_uart_active - &G/soc/pinctrl@f100000/top_qup1_se3_uart_sleep - &_/soc/pinctrl@f100000/top_qup1_se4_i2c_active , &w/soc/pinctrl@f100000/top_qup1_se4_i2c_sleep - &/soc/pinctrl@f100000/top_qup1_se4_i3c_active , &/soc/pinctrl@f100000/top_qup1_se4_i3c_sleep 1 &/soc/pinctrl@f100000/top_qup1_se4_i3c_ibi_active 0 &/soc/pinctrl@f100000/top_qup1_se4_i3c_ibi_sleep - &/soc/pinctrl@f100000/top_qup1_se4_spi_active , ' /soc/pinctrl@f100000/top_qup1_se4_spi_sleep . '#/soc/pinctrl@f100000/top_qup1_se4_uart_active - '/soc/pinctrl@f100000/top_qup2_se3_uart_active - ,W/soc/pinctrl@f100000/top_qup2_se3_uart_sleep - ,o/soc/pinctrl@f100000/top_qup2_se4_i2c_active , ,/soc/pinctrl@f100000/top_qup2_se4_i2c_sleep - ,/soc/pinctrl@f100000/top_qup2_se4_spi_active , ,/soc/pinctrl@f100000/top_qup2_se4_spi_sleep . ,/soc/pinctrl@f100000/top_qup2_se4_uart_active - ,/soc/pinctrl@f100000/top_qup2_se4_uart_sleep - ,/soc/pinctrl@f100000/top_qup3_se0_i2c_active , -/soc/pinctrl@f100000/top_qup3_se0_i2c_sleep - --/soc/pinctrl@f100000/top_qup3_se0_spi_active , -E/soc/pinctrl@f100000/top_qup3_se0_spi_sleep . -\/soc/pinctrl@f100000/top_qup3_se0_uart_active - -u/soc/pinctrl@f100000/top_qup3_se0_uart_sleep - -/soc/pinctrl@f100000/top_qup3_se1_i2c_active , -/soc/pinctrl@f100000/top_qup3_se1_i2c_sleep - -/soc/pinctrl@f100000/top_qup3_se1_spi_active , -/soc/pinctrl@f100000/top_qup3_se1_spi_sleep . -/soc/pinctrl@f100000/top_qup3_se1_uart_active - ./soc/pinctrl@f100000/top_qup3_se1_uart_sleep - . /soc/pinctrl@f100000/top_qup3_se2_i2c_active , .4/soc/pinctrl@f100000/top_qup3_se2_i2c_sleep - .K/soc/pinctrl@f100000/top_qup3_se2_spi_active , .c/soc/pinctrl@f100000/top_qup3_se2_spi_sleep . .z/soc/pinctrl@f100000/top_qup3_se2_uart_active - ./soc/pinctrl@f100000/top_qup3_se2_uart_sleep - ./soc/pinctrl@f100000/top_qup3_se3_i2c_active , ./soc/pinctrl@f100000/top_qup3_se3_i2c_sleep - ./soc/pinctrl@f100000/top_qup3_se3_spi_active , ./soc/pinctrl@f100000/top_qup3_se3_spi_sleep . / /soc/pinctrl@f100000/top_qup3_se3_uart_active - /"/soc/pinctrl@f100000/top_qup3_se3_uart_sleep - /:/soc/pinctrl@f100000/top_qup3_se4_i2c_active , /R/soc/pinctrl@f100000/top_qup3_se4_i2c_sleep - /i/soc/pinctrl@f100000/top_qup3_se4_spi_active , //soc/pinctrl@f100000/top_qup3_se4_spi_sleep . //soc/pinctrl@f100000/top_qup3_se4_uart_active - //soc/pinctrl@f100000/top_qup3_se4_uart_sleep - //soc/pinctrl@f100000/top_qup3_se5_i2c_active , //soc/pinctrl@f100000/top_qup3_se5_i2c_sleep - //soc/pinctrl@f100000/top_qup3_se5_spi_active , 0/soc/pinctrl@f100000/top_qup3_se5_spi_sleep . 0'/soc/pinctrl@f100000/top_qup3_se5_uart_active - 0@/soc/pinctrl@f100000/top_qup3_se5_uart_sleep - 0X/soc/pinctrl@f100000/top_qup4_se0_i2c_active , 0p/soc/pinctrl@f100000/top_qup4_se0_i2c_sleep - 0/soc/pinctrl@f100000/top_qup4_se0_i3c_active , 0/soc/pinctrl@f100000/top_qup4_se0_i3c_sleep 1 0/soc/pinctrl@f100000/top_qup4_se0_i3c_ibi_active 0 0/soc/pinctrl@f100000/top_qup4_se0_i3c_ibi_sleep - 0/soc/pinctrl@f100000/top_qup4_se0_spi_active , 1/soc/pinctrl@f100000/top_qup4_se0_spi_sleep . 1 /soc/pinctrl@f100000/top_qup4_se0_uart_active - 15/soc/pinctrl@f100000/top_qup4_se0_uart_sleep - 1M/soc/pinctrl@f100000/top_qup4_se1_i2c_active , 1e/soc/pinctrl@f100000/top_qup4_se1_i2c_sleep - 1|/soc/pinctrl@f100000/top_qup4_se1_i3c_active , 1/soc/pinctrl@f100000/top_qup4_se1_i3c_sleep 1 1/soc/pinctrl@f100000/top_qup4_se1_i3c_ibi_active 0 1/soc/pinctrl@f100000/top_qup4_se1_i3c_ibi_sleep - 1/soc/pinctrl@f100000/top_qup4_se1_spi_active , 1/soc/pinctrl@f100000/top_qup4_se1_spi_sleep . 2/soc/pinctrl@f100000/top_qup4_se1_uart_active - 2*/soc/pinctrl@f100000/top_qup4_se1_uart_sleep - 2B/soc/pinctrl@f100000/top_qup4_se2_i2c_active , 2Z/soc/pinctrl@f100000/top_qup4_se2_i2c_sleep - 2q/soc/pinctrl@f100000/top_qup4_se2_i3c_active , 2/soc/pinctrl@f100000/top_qup4_se2_i3c_sleep 1 2/soc/pinctrl@f100000/top_qup4_se2_i3c_ibi_active 0 2/soc/pinctrl@f100000/top_qup4_se2_i3c_ibi_sleep - 2/soc/pinctrl@f100000/top_qup4_se2_spi_active , 2/soc/pinctrl@f100000/top_qup4_se2_spi_sleep . 3/soc/pinctrl@f100000/top_qup4_se2_uart_active - 3 /soc/pinctrl@f100000/top_qup4_se2_uart_sleep - 37/soc/pinctrl@f100000/top_qup4_se3_i2c_active , 3O/soc/pinctrl@f100000/top_qup4_se3_i2c_sleep - 3f/soc/pinctrl@f100000/top_qup4_se3_spi_active , 3~/soc/pinctrl@f100000/top_qup4_se3_spi_sleep . 3/soc/pinctrl@f100000/top_qup4_se3_uart_active - 3/soc/pinctrl@f100000/top_qup4_se3_uart_sleep - 3/soc/pinctrl@f100000/top_qup4_se4_i2c_active , 3/soc/pinctrl@f100000/top_qup4_se4_i2c_sleep - 3/soc/pinctrl@f100000/top_qup4_se4_spi_active , 4
/soc/pinctrl@f100000/top_qup4_se4_spi_sleep . 4$/soc/pinctrl@f100000/top_qup4_se4_uart_active - 4=/soc/pinctrl@f100000/top_qup4_se4_uart_sleep 4U/soc/pinctrl@7760000 ! 4^/soc/pinctrl@7760000/slimbus_clk " 4j/soc/pinctrl@7760000/slimbus_data . 4w/soc/pinctrl@7760000/slimbus_default_gpio_cfg 4/soc/pinctrl@75C0000 % 4/soc/pinctrl@75C0000/ssc_gpio_10_clk % 4/soc/pinctrl@75C0000/ssc_gpio_11_clk % 4/soc/pinctrl@75C0000/ssc_gpio_12_clk % 4/soc/pinctrl@75C0000/ssc_gpio_13_clk % 4/soc/pinctrl@75C0000/ssc_gpio_14_clk % 4/soc/pinctrl@75C0000/ssc_gpio_15_clk % 4/soc/pinctrl@75C0000/ssc_gpio_18_clk % 5 /soc/pinctrl@75C0000/ssc_gpio_19_clk % 5/soc/pinctrl@75C0000/ssc_gpio_26_clk % 5)/soc/pinctrl@75C0000/ssc_gpio_27_clk % 59/soc/pinctrl@75C0000/ssc_gpio_30_clk % 5I/soc/pinctrl@75C0000/ssc_gpio_31_clk % 5Y/soc/pinctrl@75C0000/ssc_gpio_32_clk % 5i/soc/pinctrl@75C0000/ssc_gpio_33_clk % 5y/soc/pinctrl@75C0000/ssc_gpio_34_clk % 5/soc/pinctrl@75C0000/ssc_gpio_35_clk $ 5/soc/pinctrl@75C0000/ssc_gpio_6_clk $ 5/soc/pinctrl@75C0000/ssc_gpio_7_clk % 5/soc/pinctrl@75C0000/ssc_qup0_se0_l0 % 5/soc/pinctrl@75C0000/ssc_qup0_se0_l1 % 5/soc/pinctrl@75C0000/ssc_qup0_se1_l0 % 5/soc/pinctrl@75C0000/ssc_qup0_se1_l1 % 5/soc/pinctrl@75C0000/ssc_qup0_se2_l0 % 6/soc/pinctrl@75C0000/ssc_qup0_se2_l1 % 6/soc/pinctrl@75C0000/ssc_qup0_se2_l2 % 6'/soc/pinctrl@75C0000/ssc_qup0_se2_l3 % 67/soc/pinctrl@75C0000/ssc_qup0_se2_l4 % 6G/soc/pinctrl@75C0000/ssc_qup0_se2_l5 % 6W/soc/pinctrl@75C0000/ssc_qup0_se3_l0 % 6g/soc/pinctrl@75C0000/ssc_qup0_se3_l1 % 6w/soc/pinctrl@75C0000/ssc_qup0_se4_l0 % 6/soc/pinctrl@75C0000/ssc_qup0_se4_l1 % 6/soc/pinctrl@75C0000/ssc_qup0_se4_l2 % 6/soc/pinctrl@75C0000/ssc_qup0_se4_l3 % 6/soc/pinctrl@75C0000/ssc_qup0_se4_l4 % 6/soc/pinctrl@75C0000/ssc_qup0_se4_l5 % 6/soc/pinctrl@75C0000/ssc_qup0_se5_l0 % 6/soc/pinctrl@75C0000/ssc_qup0_se5_l1 % 6/soc/pinctrl@75C0000/ssc_qup0_se5_l2 % 7/soc/pinctrl@75C0000/ssc_qup0_se5_l3 % 7/soc/pinctrl@75C0000/ssc_qup0_se6_l0 % 7'/soc/pinctrl@75C0000/ssc_qup0_se6_l1 % 77/soc/pinctrl@75C0000/ssc_qup0_se6_l2 % 7G/soc/pinctrl@75C0000/ssc_qup0_se6_l3 % 7W/soc/pinctrl@75C0000/ssc_qup0_se7_l0 % 7g/soc/pinctrl@75C0000/ssc_qup0_se7_l1 % 7w/soc/pinctrl@75C0000/ssc_qup0_se7_l2 % 7/soc/pinctrl@75C0000/ssc_qup0_se7_l3 % 7/soc/pinctrl@75C0000/ssc_qup1_se0_l0 % 7/soc/pinctrl@75C0000/ssc_qup1_se0_l1 % 7/soc/pinctrl@75C0000/ssc_qup1_se1_l0 % 7/soc/pinctrl@75C0000/ssc_qup1_se1_l1 % 7/soc/pinctrl@75C0000/ssc_qup1_se2_l0 % 7/soc/pinctrl@75C0000/ssc_qup1_se2_l1 % 7/soc/pinctrl@75C0000/ssc_qup1_se2_l2 % 8/soc/pinctrl@75C0000/ssc_qup1_se2_l3 % 8/soc/pinctrl@75C0000/ssc_qup1_se3_l0 % 8'/soc/pinctrl@75C0000/ssc_qup1_se3_l1 % 87/soc/pinctrl@75C0000/ssc_qup1_se4_l0 % 8G/soc/pinctrl@75C0000/ssc_qup1_se4_l1 % 8W/soc/pinctrl@75C0000/ssc_qup1_se5_l0 % 8g/soc/pinctrl@75C0000/ssc_qup1_se5_l1 % 8w/soc/pinctrl@75C0000/ssc_qup1_se5_l2 % 8/soc/pinctrl@75C0000/ssc_qup1_se5_l3 % 8/soc/pinctrl@75C0000/ssc_qup1_se6_l0 % 8/soc/pinctrl@75C0000/ssc_qup1_se6_l1 % 8/soc/pinctrl@75C0000/ssc_qup1_se6_l2 % 8/soc/pinctrl@75C0000/ssc_qup1_se6_l3 - 8/soc/pinctrl@75C0000/qup_ssc0_se0_i2c_active , 8/soc/pinctrl@75C0000/qup_ssc0_se0_i2c_sleep - 9/soc/pinctrl@75C0000/qup_ssc0_se0_i3c_active , 9 /soc/pinctrl@75C0000/qup_ssc0_se0_i3c_sleep 1 95/soc/pinctrl@75C0000/qup_ssc0_se0_i3c_ibi_active 0 9Q/soc/pinctrl@75C0000/qup_ssc0_se0_i3c_ibi_sleep - 9l/soc/pinctrl@75C0000/qup_ssc0_se1_i2c_active , 9/soc/pinctrl@75C0000/qup_ssc0_se1_i2c_sleep - 9/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_active , 9/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_sleep 1 9/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_ibi_active 0 9/soc/pinctrl@75C0000/qup_ssc0_se1_i3c_ibi_sleep - :/soc/pinctrl@75C0000/qup_ssc0_se2_i2c_active , :/soc/pinctrl@75C0000/qup_ssc0_se2_i2c_sleep - :0/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_active , :H/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_sleep 1 :_/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_ibi_active 0 :{/soc/pinctrl@75C0000/qup_ssc0_se2_i3c_ibi_sleep - :/soc/pinctrl@75C0000/qup_ssc0_se2_spi_active , :/soc/pinctrl@75C0000/qup_ssc0_se2_spi_sleep / :/soc/pinctrl@75C0000/qup_ssc0_se2_spi_3w_sleep 0 :/soc/pinctrl@75C0000/qup_ssc0_se2_spi_3w_active - :/soc/pinctrl@75C0000/qup_ssc0_se3_i2c_active , ;/soc/pinctrl@75C0000/qup_ssc0_se3_i2c_sleep - ;)/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_active , ;A/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_sleep 1 ;X/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_ibi_active 0 ;t/soc/pinctrl@75C0000/qup_ssc0_se3_i3c_ibi_sleep - ;/soc/pinctrl@75C0000/qup_ssc0_se4_i2c_active , ;/soc/pinctrl@75C0000/qup_ssc0_se4_i2c_sleep - ;/soc/pinctrl@75C0000/qup_ssc0_se4_spi_active , ;/soc/pinctrl@75C0000/qup_ssc0_se4_spi_sleep 0 ;/soc/pinctrl@75C0000/qup_ssc0_se4_spi_3w_active / </soc/pinctrl@75C0000/qup_ssc0_se4_spi_3w_sleep - <"/soc/pinctrl@75C0000/qup_ssc0_se5_i2c_active , <:/soc/pinctrl@75C0000/qup_ssc0_se5_i2c_sleep - /soc/pinctrl@75C0000/qup_ssc1_se0_i2c_active , >$/soc/pinctrl@75C0000/qup_ssc1_se0_i2c_sleep - >;/soc/pinctrl@75C0000/qup_ssc1_se0_i3c_active , >S/soc/pinctrl@75C0000/qup_ssc1_se0_i3c_sleep 1 >j/soc/pinctrl@75C0000/qup_ssc1_se0_i3c_ibi_active 0 >/soc/pinctrl@75C0000/qup_ssc1_se0_i3c_ibi_sleep - >/soc/pinctrl@75C0000/qup_ssc1_se1_i2c_active , >/soc/pinctrl@75C0000/qup_ssc1_se1_i2c_sleep - >/soc/pinctrl@75C0000/qup_ssc1_se1_i3c_active , >/soc/pinctrl@75C0000/qup_ssc1_se1_i3c_sleep 1 >/soc/pinctrl@75C0000/qup_ssc1_se1_i3c_ibi_active 0 ?/soc/pinctrl@75C0000/qup_ssc1_se1_i3c_ibi_sleep - ?6/soc/pinctrl@75C0000/qup_ssc1_se2_i2c_active , ?N/soc/pinctrl@75C0000/qup_ssc1_se2_i2c_sleep - ?e/soc/pinctrl@75C0000/qup_ssc1_se2_i3c_active , ?}/soc/pinctrl@75C0000/qup_ssc1_se2_i3c_sleep 1 ?/soc/pinctrl@75C0000/qup_ssc1_se2_i3c_ibi_active 0 ?/soc/pinctrl@75C0000/qup_ssc1_se2_i3c_ibi_sleep - ?/soc/pinctrl@75C0000/qup_ssc1_se2_spi_active , ?/soc/pinctrl@75C0000/qup_ssc1_se2_spi_sleep 0 ?/soc/pinctrl@75C0000/qup_ssc1_se2_spi_3w_active / @/soc/pinctrl@75C0000/qup_ssc1_se2_spi_3w_sleep - @//soc/pinctrl@75C0000/qup_ssc1_se3_i2c_active , @G/soc/pinctrl@75C0000/qup_ssc1_se3_i2c_sleep - @^/soc/pinctrl@75C0000/qup_ssc1_se3_i3c_active , @v/soc/pinctrl@75C0000/qup_ssc1_se3_i3c_sleep 1 @/soc/pinctrl@75C0000/qup_ssc1_se3_i3c_ibi_active 0 @/soc/pinctrl@75C0000/qup_ssc1_se3_i3c_ibi_sleep - @/soc/pinctrl@75C0000/qup_ssc1_se4_i2c_active , @/soc/pinctrl@75C0000/qup_ssc1_se4_i2c_sleep - @/soc/pinctrl@75C0000/qup_ssc1_se5_i2c_active , A /soc/pinctrl@75C0000/qup_ssc1_se5_i2c_sleep - A"/soc/pinctrl@75C0000/qup_ssc1_se5_spi_active , A:/soc/pinctrl@75C0000/qup_ssc1_se5_spi_sleep 0 AQ/soc/pinctrl@75C0000/qup_ssc1_se5_spi_3w_active / Al/soc/pinctrl@75C0000/qup_ssc1_se5_spi_3w_sleep - A/soc/pinctrl@75C0000/qup_ssc1_se6_i2c_active , A/soc/pinctrl@75C0000/qup_ssc1_se6_i2c_sleep - A/soc/pinctrl@75C0000/qup_ssc1_se6_i3c_active , A/soc/pinctrl@75C0000/qup_ssc1_se6_i3c_sleep 1 A/soc/pinctrl@75C0000/qup_ssc1_se6_i3c_ibi_active 0 B /soc/pinctrl@75C0000/qup_ssc1_se6_i3c_ibi_sleep . B/soc/pinctrl@75C0000/qup_ssc1_se6_uart_active - B4/soc/pinctrl@75C0000/qup_ssc1_se6_uart_sleep
BL/soc/vdd_mxa
BT/soc/vdd_mxc B\/soc/vdd_cx Bc/soc/vdd_lpi_mx Bn/soc/vdd_lpi_cx By/soc/clock-controller@100000 B}/soc/clock-controller@1f40000 B/soc/clock-controller@7700000 B/soc/clock-controller@6bc0000 B/soc/clock-controller@7b00000 B/soc/clock-controller@6e40000 B/soc/clock-controller@7880000 B/soc/cesta@7213000 B/soc/funnel@10041000 B/soc/funnel@11353000 C/soc/funnel@11304000 C /soc/funnel@11344000 /soc/tnoc@11331000 h/soc/tpda@11352000 /soc/tpda@11347000 C@/soc/systemcache@31800000 CM/soc/ssc_ibi_cd_domains C`/soc/ibi_ssc_0_cfg@7500000 Cn/soc/ibi_ssc_1_cfg@7510000 C|/soc/ibi_ssc_2_cfg@7520000 C/soc/ibi_ssc_3_cfg@7530000 C/soc/ibi_ssc_4_cfg@7540000 C/soc/ibi_ssc_5_cfg@7550000 C/soc/ibi_ssc_6_cfg@7560000 C/soc/ibi_ssc_7_cfg@7570000 C/soc/ibi_ssc_8_cfg@7580000 C/soc/ibi_ssc_9_cfg@7590000 C/soc/ibi_top_0_cfg@EC90000 C/soc/ibi_top_1_cfg@ECA0000 D/soc/ibi_top_2_cfg@ECB0000 D/soc/ibi_top_3_cfg@ECC0000 D$/soc/ibi_top_4_cfg@ECD0000 D2/soc/ibi_top_5_cfg@ECE0000 D@/soc/ibi_top_6_cfg@ECF0000 DN/soc/ibi_top_7_cfg@ED00000 D\/soc/ibi_top_8_cfg@ED10000 Dj/soc/spmi-bus@c400000 Ds/soc/spmi-bus@c400000/pmic@0 6 D}/soc/spmi-bus@c400000/pmic@0/spmi-vadc@92/therm_table D/soc/spmi-bus@c436000 9 D/soc/kernel_test_devices@0/interrupt-controller@10140000 D/sw ' D/sw/prm/prm_rsrcs/prm-regulator-b1b-e0 ' D/sw/prm/prm_rsrcs/prm-regulator-l1b-e0 ' D/sw/prm/prm_rsrcs/prm-regulator-l2b-e0 ' D/sw/prm/prm_rsrcs/prm-regulator-l5b-e0 ( D/sw/prm/prm_rsrcs/prm-regulator-l15b-e0 ( D/sw/prm/prm_rsrcs/prm-regulator-l18b-e0 ' D/sw/prm/prm_rsrcs/prm-regulator-l1d-e0 ' D/sw/prm/prm_rsrcs/prm-regulator-l2d-e0 ' D/sw/prm/prm_rsrcs/prm-regulator-l3d-e0 ' D/sw/prm/prm_rsrcs/prm-regulator-l1f-e0 ' D/sw/prm/prm_rsrcs/prm-regulator-l7m-e1 ' D/sw/prm/prm_rsrcs/prm-regulator-l3i-e0 ( D/sw/prm/prm_rsrcs/prm-regulator-ls1b-e0 ( D/sw/prm/prm_rsrcs/prm-regulator-ls2b-e0 ( E/sw/prm/prm_rsrcs/prm-regulator-ls3b-e0 ( E /sw/prm/prm_rsrcs/prm-regulator-ls4b-e0 E/sw/prm/prm-pam E/sw/prm/prm-pam/pcie0 model compatible #address-cells #size-cells proc-name chip-info phandle supported-hosts host remote-host fifo-size mtu-size irq-out qos-max-rate channel-name mailbox-area-size-bytes master-mailbox-size-bytes max-tx-pending-items is-master mailbox-desc-start host-name id transport remote-ss ch-name options priority stack-size intents tx-channel rx-channel host-id fflags max-entries dest proc irq core-top-csr-str tcsr-base mutex-offsets-data wonce-offsets reg client protocol-name protocol-idx interrupt-parent interrupts #signals client-mapping offset out-mask timer-name timer-freq timer-num timer-interrupt ngpios width qcom,strongpull egpio gpio-controller #gpio-cells interrupt-types interrupt-names summary-targetproc global-ctxt-name mux config qcom,slewrate qcom,sleep-config regulator-name regulator-min-microvolt regulator-max-microvolt regulator-init-microvolt qcom,resource-name qcom,all-pd-regulator qcom,lpr-enable qcom,drv-id reg-names #clock-cells base_port num_ports atid sync_period tpdm_name tpda tpda_port dataset cmb_size cti_channels cti_triggers dbg_regs pwrdbg_ctrl_reg lpi_funnel lpi_funnel_port port_lpass_lpi_dl_tpda port_lpass_lpi_audio_hm_dl_tpda port_ddrss_lpi_ddrss_lpi_trace_noc port_lpi_etm port_lpi_stm port_stm port_sdc_etm port_sdc_itm port_lpass_lpi_noc port_lpi_aon_noc port_aoc port_enpu0_noc port_enpu1_noc cti_name tnoc_id tnoc_funnel_name tpda_name port_occupied_mask tpda_funnel_name value llcc-common-reg llcc-lcp-reg partial-cache lpi-base scid num_ssc_qup ibi_base protocol se_island_config tre_list_size ibi_se_index se_mode load_fw dfs_mode clock-names clocks ibi_id gpii gpii_irq mgr_irq status qup_id qup_common_offset se_wrapper_base_offset core_frequency qup_flags num_se sdc_gpii_list core_offset ibi_instance se_flags FIFO_MODE protocol_supported interface_supported num_gpiis ring_size_multiplier core_irq pdc_irq parent_wakeup_gpio shared_se od_frequency i2c_hs_i3c_src_freq is_pipeline_enable log_level pinctrl-names pinctrl-0 pinctrl-1 pinctrl-2 pinctrl-3 pinctrl-4 pinctrl-5 pinctrl-6 pinctrl-7 pinctrl-8 pinctrl-9 i2c_hub num_top_qups irq_num qup0_cfg qup1_cfg qup2_cfg qup3_cfg qup4_cfg uStructVer pszInstName uaMasterEA pszHwioBase uHwioBaseOffset uHwioBase hBamDev uIntId uBamIntId uMyEE smbus_clk smbus_data uGpioIntNum uaNumEndPoints uaVoltageVote bIsLpiTlmm LA uaEA uDataLineMask num_device_props tlmm_name_str svs_npa_str is_master default_clock_gear prog_bam_trust island_vote subsystem_sleep_vote tlmm_offset tlmm_val svs_npa use_gpio_int no_retention num_local_ports local_port_base local_channel_base shared_channel_base num_local_counters is_lpm_used_for_mgr_bam_trans lpm_mgr_sb_region_base lpm_mgr_sb_region_size is_lpm_sat_sb_region_dump_enable lpm_sat_sb_region_base lpm_sat_sb_region_size ee_assign rev MmpmCoreIdType MmpmCoreInstanceIdType pClientName pwrCtrlFlag callBackFlag MMPM_Callback cbFcnStackSize gsi_pa tcsr_addr tcsr_gpii_offset tcsr_irq gpii_interrupts num_gpii active type use-interrupt sid mid pmic bid therm-tbl label hw-ch hw-settle avg-sp dec-ratio cal-method scaling scale-fcn pull-up asid int-table arr_id hw-common-params adctm-hw-params trip-range interrupt-controller #interrupt-cells message test_config test_bool1 test_bool2 test_ver test_uint8_list test_uint16 test_uint32 test_uint32_list test_uint64 test_string test_uint8 test_uint8_list_empty test_uint16_list test_uint16_list_empty test_uint32_list_empty test_uint64_list test_uint64_list_empty reg_alt PD_indicator test_oem_entry service_id instance_id qdss_service_id pram_name pram_size pt_name wdog_irq_num err_irq_num code_ram_addr data_ram_addr code_ram_size data_ram_size pram_addr ssc_sdc_physpool_addr ssc_sdc_physpool_size ipcmem_physpool_addr ipcmem_physpool_size image_idx eic_crash_enable eic_crash_type eic_crash_delay pd_timeout_exit_msec threshold_timeout_sec num_pdrs_log pd_binary_local_path pd_binary_remote_path pd_name pd_mon_install_attr pd_mon_image_sw_id subdomain_name pd_mon_restart_enable pd_mon_dump_disable rcinit_term_err_fatal_enable rcinit_term_timeout rcinit_term_timeout_group_0 rcinit_term_timeout_group_1 rcinit_term_timeout_group_2 rcinit_term_timeout_group_3 rcinit_term_timeout_group_4 rcinit_term_timeout_group_5 rcinit_term_timeout_group_6 rcinit_term_timeout_group_7 rcinit_term_latency_enable image_id client_name client_id llccs scid-mapping-reg clients dump-pools diag_cmd_request_f diag_start_stress_test_f diag_stress_test_loopback diag_legacy_health_count_base diag_get_max_req_pkt_len diag_delay_health_count_base diag_dcm_cmd_reg_test_base diag_ulogdiag_processor_id diag_subsys_id_base diag_flow_control_count_base diag_dsm_chained_count_base diag_get_cmd_reg_tbl diag_subsys_mask_retrieval_base diag_f3_trace_set_config diag_tx_mode_config diag_stress_test_delayed_rsp diag_drop_threshold_config diag_query_enable diag_get_time_api diag_get_drop_per diag_uimage_health_stats diag_start_stress_test_adv_f diag_health_stats_base diag_get_set_drain_param diag_set_drain_prop diag_health_report_config diag_get_set_client_settings diag_lock_buffer_api diag_instance_id_base diag_err_ulog_size diag_debug_ulog_size diag_cmd_ulog_size diag_data_ulog_size diag_qdss_ulog_size diag_ctrl_ulog_size diag_listener_ulog_size diag_sendbuf_dbg_ulog_size diag_mpd_drain_timer_len diag_mpd_buf_commit_thresh_per diag_mpd_buf_drain_thresh_per diag_event_timer_len diag_event_rpt_pkt_len_size diag_event_rpt_pkt_size diag_drain_timer_len diag_event_send_max diag_event_heap_size diag_ctrl_send_buf_size diag_ctrl_read_buf_size diag_cmd_read_buf_size diag_event_sec_heap_size diag_dci_read_buf_size diag_rsp_heap_size diag_heap_size diag_f3_trace_buf_size diag_buf_size diag_rsp_alloc_retry_timer_len diag_mask_notify_timer_len diag_tx_sleep_threshold_default diag_tx_sleep_time_default diag_core_pd_drain_threshold diag_sio_timeout_timer_len diag_cmd_read_tout_timer_len diag_max_active_listeners diag_many_drain_per_mark diag_few_drain_per_mark diag_hdlc_pad_len diag_stress_task_sleep_complete diag_buf_commit_threshold diag_buffer_default_lock_state diag_drop_flow_cnt_incr diag_drop_per_step_max diag_drop_per_threshold_max diag_deferrable_timer diag_deferrable_timer_ex diag_send_data_buf_size_max diag_min_send_data_size diag_msg_fmt_str_arg_size diag_event_rpt_pkt_len_size_nrt diag_event_rpt_pkt_size_nrt diag_event_send_max_nrt diag_event_timer_len_nrt diag_tx_sleep_threshold_nrt diag_tx_sleep_time_nrt diag_drain_timer_len_nrt diagbuf_commit_threshold_nrt diag_mpd_commit_thresh_nrt_per diag_uimage_drain_timer_len diag_uimage_buf_high_per_wm diag_uimage_f3_trace_buf_size diag_uimage_pool diag_uimage_test_pool diag_early_log_control diag_early_log_mask diag_early_event_mask diag_early_message_mask diag_f3_trace_control diag_f3_trace_detail_mask diag_f3_trace_version THREAD_NUMBER OVERHANG_VOTE_TIMEOUT_MS DEBUG_LEVEL baseAddr physAddr coreId pwrDomain coreClockInstances masterBusPortInstances slaveBusPortInstances numInstances memId clkId clkType clkCntlType clkName clkSrcId memoryId portConnection busClk regProgClocks icbarbMaster accessPort icbarbSlave masterPort slavePort pwrDomainName pwrDomainType intrReinitTrigger intrReinitDone securityClocks clientNum routes hw_instance masterIcbPort slaveIcbPort min index0 index1 index2 index3 index4 index5 index6 index7 index8 index9 index10 GlbCtxtHWMutexNumber qcom,prm-query qcom,prm-publish-rsrcs qcom,prm-rsrc-alias qcom,prm-vreg qcom,prm-control qcom,prm-type qcom,pm-index qcom,pm-sid qcom,pm-bid qcom,prm-clock pam-name pam-mode-count pam-supply pam-modes soc ipcc_mproc ipcc_compute_l0 ipcc_compute_l1 ipcc_periph ipcc_fence ipcc_legacy SystemTimer WakeUpTimer tlmm ibi_i3c_qup1_se4_scl ibi_i3c_qup1_se4_sda ibi_i3c_qup1_se7_scl ibi_i3c_qup1_se7_sda ibi_i3c_qup2_se0_scl ibi_i3c_qup2_se0_sda ibi_i3c_qup2_se1_scl ibi_i3c_qup2_se1_sda ibi_i3c_qup3_se1_scl ibi_i3c_qup3_se1_sda ibi_i3c_qup3_se2_scl ibi_i3c_qup3_se2_sda ibi_i3c_qup4_se0_scl ibi_i3c_qup4_se0_sda ibi_i3c_qup4_se1_scl ibi_i3c_qup4_se1_sda ibi_i3c_qup4_se2_scl ibi_i3c_qup4_se2_sda qup1_se0_l0 qup1_se0_l1 qup1_se0_l2 qup1_se0_l3 qup1_se1_l0 qup1_se1_l1 qup1_se1_l2 qup1_se1_l3 qup1_se2_l0 qup1_se2_l1 qup1_se2_l2 qup1_se2_l3 qup1_se2_l4 qup1_se2_l5 qup1_se2_l6 qup1_se3_l0 qup1_se3_l1 qup1_se3_l2 qup1_se3_l3 qup1_se4_l0 qup1_se4_l1 qup1_se4_l2 qup1_se4_l3 qup1_se5_l0 qup1_se5_l1 qup1_se5_l2 qup1_se5_l3 qup1_se6_l0 qup1_se6_l1 qup1_se6_l2 qup1_se6_l3 qup1_se7_l0 qup1_se7_l1 qup1_se7_l2 qup1_se7_l3 qup2_se0_l0 qup2_se0_l1 qup2_se0_l2 qup2_se0_l3 qup2_se1_l0 qup2_se1_l1 qup2_se1_l2 qup2_se1_l3 qup2_se2_l0 qup2_se2_l1 qup2_se2_l2 qup2_se2_l3 qup2_se3_l0 qup2_se3_l1 qup2_se3_l2 qup2_se3_l3 qup2_se4_l0 qup2_se4_l1 qup2_se4_l2 qup2_se4_l3 qup3_se0_l0 qup3_se0_l1 qup3_se0_l2 qup3_se0_l3 qup3_se1_l0 qup3_se1_l1 qup3_se1_l2 qup3_se1_l3 qup3_se1_l4 qup3_se1_l5 qup3_se1_l6 qup3_se2_l0 qup3_se2_l1 qup3_se2_l2 qup3_se2_l3 qup3_se3_l0 qup3_se3_l1 qup3_se3_l2 qup3_se3_l3 qup3_se4_l0 qup3_se4_l1 qup3_se4_l2 qup3_se4_l3 qup3_se4_l6 qup3_se5_l0 qup3_se5_l1 qup3_se5_l2 qup3_se5_l3 qup4_se0_l0 qup4_se0_l1 qup4_se0_l2 qup4_se0_l3 qup4_se1_l0 qup4_se1_l1 qup4_se1_l2 qup4_se1_l3 qup4_se2_l0 qup4_se2_l1 qup4_se2_l2 qup4_se2_l3 qup4_se3_l0 qup4_se3_l1 qup4_se3_l2 qup4_se3_l3 qup4_se4_l0 qup4_se4_l1 qup4_se4_l2 qup4_se4_l3 top_qup1_se0_i2c_active top_qup1_se0_i2c_sleep top_qup1_se0_spi_active top_qup1_se0_spi_sleep top_qup1_se0_uart_active top_qup1_se0_uart_sleep top_qup1_se1_i2c_active top_qup1_se1_i2c_sleep top_qup1_se1_spi_active top_qup1_se1_spi_sleep top_qup1_se1_uart_active top_qup1_se1_uart_sleep top_qup1_se2_i2c_active top_qup1_se2_i2c_sleep top_qup1_se2_spi_active top_qup1_se2_spi_sleep top_qup1_se2_uart_active top_qup1_se2_uart_sleep top_qup1_se3_i2c_active top_qup1_se3_i2c_sleep top_qup1_se3_spi_active top_qup1_se3_spi_sleep top_qup1_se3_uart_active top_qup1_se3_uart_sleep top_qup1_se4_i2c_active top_qup1_se4_i2c_sleep top_qup1_se4_i3c_active top_qup1_se4_i3c_sleep top_qup1_se4_i3c_ibi_active top_qup1_se4_i3c_ibi_sleep top_qup1_se4_spi_active top_qup1_se4_spi_sleep top_qup1_se4_uart_active top_qup1_se4_uart_sleep top_qup1_se5_i2c_active top_qup1_se5_i2c_sleep top_qup1_se5_spi_active top_qup1_se5_spi_sleep top_qup1_se5_uart_active top_qup1_se5_uart_sleep top_qup1_se6_i2c_active top_qup1_se6_i2c_sleep top_qup1_se6_spi_active top_qup1_se6_spi_sleep top_qup1_se6_uart_active top_qup1_se6_uart_sleep top_qup1_se7_i2c_active top_qup1_se7_i2c_sleep top_qup1_se7_i3c_active top_qup1_se7_i3c_sleep top_qup1_se7_i3c_ibi_active top_qup1_se7_i3c_ibi_sleep top_qup1_se7_spi_active top_qup1_se7_spi_sleep top_qup1_se7_uart_active top_qup1_se7_uart_sleep top_qup2_se0_i2c_active top_qup2_se0_i2c_sleep top_qup2_se0_i3c_active top_qup2_se0_i3c_sleep top_qup2_se0_i3c_ibi_active top_qup2_se0_i3c_ibi_sleep top_qup2_se0_spi_active top_qup2_se0_spi_sleep top_qup2_se0_uart_active top_qup2_se0_uart_sleep top_qup2_se1_i2c_active top_qup2_se1_i2c_sleep top_qup2_se1_i3c_active top_qup2_se1_i3c_sleep top_qup2_se1_i3c_ibi_active top_qup2_se1_i3c_ibi_sleep top_qup2_se1_spi_active top_qup2_se1_spi_sleep top_qup2_se1_uart_active top_qup2_se1_uart_sleep top_qup2_se2_i2c_active top_qup2_se2_i2c_sleep top_qup2_se2_spi_active top_qup2_se2_spi_sleep top_qup2_se2_uart_active top_qup2_se2_uart_sleep top_qup2_se3_i2c_active top_qup2_se3_i2c_sleep top_qup2_se3_spi_active top_qup2_se3_spi_sleep top_qup2_se3_uart_active top_qup2_se3_uart_sleep top_qup2_se4_i2c_active top_qup2_se4_i2c_sleep top_qup2_se4_spi_active top_qup2_se4_spi_sleep top_qup2_se4_uart_active top_qup2_se4_uart_sleep top_qup3_se0_i2c_active top_qup3_se0_i2c_sleep top_qup3_se0_spi_active top_qup3_se0_spi_sleep top_qup3_se0_uart_active top_qup3_se0_uart_sleep top_qup3_se1_i2c_active top_qup3_se1_i2c_sleep top_qup3_se1_spi_active top_qup3_se1_spi_sleep top_qup3_se1_uart_active top_qup3_se1_uart_sleep top_qup3_se2_i2c_active top_qup3_se2_i2c_sleep top_qup3_se2_spi_active top_qup3_se2_spi_sleep top_qup3_se2_uart_active top_qup3_se2_uart_sleep top_qup3_se3_i2c_active top_qup3_se3_i2c_sleep top_qup3_se3_spi_active top_qup3_se3_spi_sleep top_qup3_se3_uart_active top_qup3_se3_uart_sleep top_qup3_se4_i2c_active top_qup3_se4_i2c_sleep top_qup3_se4_spi_active top_qup3_se4_spi_sleep top_qup3_se4_uart_active top_qup3_se4_uart_sleep top_qup3_se5_i2c_active top_qup3_se5_i2c_sleep top_qup3_se5_spi_active top_qup3_se5_spi_sleep top_qup3_se5_uart_active top_qup3_se5_uart_sleep top_qup4_se0_i2c_active top_qup4_se0_i2c_sleep top_qup4_se0_i3c_active top_qup4_se0_i3c_sleep top_qup4_se0_i3c_ibi_active top_qup4_se0_i3c_ibi_sleep top_qup4_se0_spi_active top_qup4_se0_spi_sleep top_qup4_se0_uart_active top_qup4_se0_uart_sleep top_qup4_se1_i2c_active top_qup4_se1_i2c_sleep top_qup4_se1_i3c_active top_qup4_se1_i3c_sleep top_qup4_se1_i3c_ibi_active top_qup4_se1_i3c_ibi_sleep top_qup4_se1_spi_active top_qup4_se1_spi_sleep top_qup4_se1_uart_active top_qup4_se1_uart_sleep top_qup4_se2_i2c_active top_qup4_se2_i2c_sleep top_qup4_se2_i3c_active top_qup4_se2_i3c_sleep top_qup4_se2_i3c_ibi_active top_qup4_se2_i3c_ibi_sleep top_qup4_se2_spi_active top_qup4_se2_spi_sleep top_qup4_se2_uart_active top_qup4_se2_uart_sleep top_qup4_se3_i2c_active top_qup4_se3_i2c_sleep top_qup4_se3_spi_active top_qup4_se3_spi_sleep top_qup4_se3_uart_active top_qup4_se3_uart_sleep top_qup4_se4_i2c_active top_qup4_se4_i2c_sleep top_qup4_se4_spi_active top_qup4_se4_spi_sleep top_qup4_se4_uart_active top_qup4_se4_uart_sleep lpi_tlmm slimbus_clk slimbus_data slimbus_default_gpio_cfg ssc_tlmm ssc_gpio_10_clk ssc_gpio_11_clk ssc_gpio_12_clk ssc_gpio_13_clk ssc_gpio_14_clk ssc_gpio_15_clk ssc_gpio_18_clk ssc_gpio_19_clk ssc_gpio_26_clk ssc_gpio_27_clk ssc_gpio_30_clk ssc_gpio_31_clk ssc_gpio_32_clk ssc_gpio_33_clk ssc_gpio_34_clk ssc_gpio_35_clk ssc_gpio_6_clk ssc_gpio_7_clk ssc_qup0_se0_l0 ssc_qup0_se0_l1 ssc_qup0_se1_l0 ssc_qup0_se1_l1 ssc_qup0_se2_l0 ssc_qup0_se2_l1 ssc_qup0_se2_l2 ssc_qup0_se2_l3 ssc_qup0_se2_l4 ssc_qup0_se2_l5 ssc_qup0_se3_l0 ssc_qup0_se3_l1 ssc_qup0_se4_l0 ssc_qup0_se4_l1 ssc_qup0_se4_l2 ssc_qup0_se4_l3 ssc_qup0_se4_l4 ssc_qup0_se4_l5 ssc_qup0_se5_l0 ssc_qup0_se5_l1 ssc_qup0_se5_l2 ssc_qup0_se5_l3 ssc_qup0_se6_l0 ssc_qup0_se6_l1 ssc_qup0_se6_l2 ssc_qup0_se6_l3 ssc_qup0_se7_l0 ssc_qup0_se7_l1 ssc_qup0_se7_l2 ssc_qup0_se7_l3 ssc_qup1_se0_l0 ssc_qup1_se0_l1 ssc_qup1_se1_l0 ssc_qup1_se1_l1 ssc_qup1_se2_l0 ssc_qup1_se2_l1 ssc_qup1_se2_l2 ssc_qup1_se2_l3 ssc_qup1_se3_l0 ssc_qup1_se3_l1 ssc_qup1_se4_l0 ssc_qup1_se4_l1 ssc_qup1_se5_l0 ssc_qup1_se5_l1 ssc_qup1_se5_l2 ssc_qup1_se5_l3 ssc_qup1_se6_l0 ssc_qup1_se6_l1 ssc_qup1_se6_l2 ssc_qup1_se6_l3 qup_ssc0_se0_i2c_active qup_ssc0_se0_i2c_sleep qup_ssc0_se0_i3c_active qup_ssc0_se0_i3c_sleep qup_ssc0_se0_i3c_ibi_active qup_ssc0_se0_i3c_ibi_sleep qup_ssc0_se1_i2c_active qup_ssc0_se1_i2c_sleep qup_ssc0_se1_i3c_active qup_ssc0_se1_i3c_sleep qup_ssc0_se1_i3c_ibi_active qup_ssc0_se1_i3c_ibi_sleep qup_ssc0_se2_i2c_active qup_ssc0_se2_i2c_sleep qup_ssc0_se2_i3c_active qup_ssc0_se2_i3c_sleep qup_ssc0_se2_i3c_ibi_active qup_ssc0_se2_i3c_ibi_sleep qup_ssc0_se2_spi_active qup_ssc0_se2_spi_sleep qup_ssc0_se2_spi_3w_sleep qup_ssc0_se2_spi_3w_active qup_ssc0_se3_i2c_active qup_ssc0_se3_i2c_sleep qup_ssc0_se3_i3c_active qup_ssc0_se3_i3c_sleep qup_ssc0_se3_i3c_ibi_active qup_ssc0_se3_i3c_ibi_sleep qup_ssc0_se4_i2c_active qup_ssc0_se4_i2c_sleep qup_ssc0_se4_spi_active qup_ssc0_se4_spi_sleep qup_ssc0_se4_spi_3w_active qup_ssc0_se4_spi_3w_sleep qup_ssc0_se5_i2c_active qup_ssc0_se5_i2c_sleep qup_ssc0_se5_spi_active qup_ssc0_se5_spi_sleep qup_ssc0_se5_spi_3w_active qup_ssc0_se5_spi_3w_sleep qup_ssc0_se5_uart_active qup_ssc0_se5_uart_sleep qup_ssc0_se6_i2c_active qup_ssc0_se6_i2c_sleep qup_ssc0_se6_i3c_active qup_ssc0_se6_i3c_sleep qup_ssc0_se6_i3c_ibi_active qup_ssc0_se6_i3c_ibi_sleep qup_ssc0_se6_uart_active qup_ssc0_se6_uart_sleep qup_ssc0_se7_i2c_active qup_ssc0_se7_i2c_sleep qup_ssc0_se7_uart_active qup_ssc0_se7_uart_sleep qup_ssc1_se0_i2c_active qup_ssc1_se0_i2c_sleep qup_ssc1_se0_i3c_active qup_ssc1_se0_i3c_sleep qup_ssc1_se0_i3c_ibi_active qup_ssc1_se0_i3c_ibi_sleep qup_ssc1_se1_i2c_active qup_ssc1_se1_i2c_sleep qup_ssc1_se1_i3c_active qup_ssc1_se1_i3c_sleep qup_ssc1_se1_i3c_ibi_active qup_ssc1_se1_i3c_ibi_sleep qup_ssc1_se2_i2c_active qup_ssc1_se2_i2c_sleep qup_ssc1_se2_i3c_active qup_ssc1_se2_i3c_sleep qup_ssc1_se2_i3c_ibi_active qup_ssc1_se2_i3c_ibi_sleep qup_ssc1_se2_spi_active qup_ssc1_se2_spi_sleep qup_ssc1_se2_spi_3w_active qup_ssc1_se2_spi_3w_sleep qup_ssc1_se3_i2c_active qup_ssc1_se3_i2c_sleep qup_ssc1_se3_i3c_active qup_ssc1_se3_i3c_sleep qup_ssc1_se3_i3c_ibi_active qup_ssc1_se3_i3c_ibi_sleep qup_ssc1_se4_i2c_active qup_ssc1_se4_i2c_sleep qup_ssc1_se5_i2c_active qup_ssc1_se5_i2c_sleep qup_ssc1_se5_spi_active qup_ssc1_se5_spi_sleep qup_ssc1_se5_spi_3w_active qup_ssc1_se5_spi_3w_sleep qup_ssc1_se6_i2c_active qup_ssc1_se6_i2c_sleep qup_ssc1_se6_i3c_active qup_ssc1_se6_i3c_sleep qup_ssc1_se6_i3c_ibi_active qup_ssc1_se6_i3c_ibi_sleep qup_ssc1_se6_uart_active qup_ssc1_se6_uart_sleep vdd_mxa vdd_mxc vdd_cx vdd_lpi_mx vdd_lpi_cx gcc lpass_aon_cc lpass_aon_mx_cc lpass_audio_cc lpass_core_cc lpass_lpmla_cc scc lpass_cesta in_fun0_in_fun0_cxatbfunnel lpass_lpi_fun1_fun1_cxatbfunnel aoss_apb_fun0 lpass_lpi_fun0_fun0_cxatbfunnel systemcache0 ssc_ibi_cd_domains ibi_ssc_0_cfg ibi_ssc_1_cfg ibi_ssc_2_cfg ibi_ssc_3_cfg ibi_ssc_4_cfg ibi_ssc_5_cfg ibi_ssc_6_cfg ibi_ssc_7_cfg ibi_ssc_8_cfg ibi_ssc_9_cfg ibi_top_0_cfg ibi_top_1_cfg ibi_top_2_cfg ibi_top_3_cfg ibi_top_4_cfg ibi_top_5_cfg ibi_top_6_cfg ibi_top_7_cfg ibi_top_8_cfg spmi_bus pmk8850_0 therm_table spmi_bus1 intc sw B1B_E0 L1B_E0 L2B_E0 L5B_E0 L15B_E0 L18B_E0 L1D_E0 L2D_E0 L3D_E0 L1F_E0 L7M_E1 L3I_E0 LS1B_E0 LS2B_E0 LS3B_E0 LS4B_E0 pam pcie0
x 8 ( X qcom,kaanapali qcom,kaanapali board-id ! ,audio_process-kaanapali-1.0-adsp 6 soc @ cxstmtrace@16000000 qcom,stmtrace H L V @ lpistmtrace@7100000 qcom,stmtrace H L V @ sw @ core cpt_boot_test ` ` l w test1 l w * My Secret Message, Please keep it secret! test2 test_types U
U#4 4VxeC! % ( <穣4VxܺvT2 M test_pic_3 qcom,pic d test_uart1
qcom,uart d lbase rx tx test_uart2
qcom,uart d PD_Access_control v U OEM_Flavor_Validation mproc qmi qcsi qcom,qmi_qcsi_user_pd_config qmi_qcsi_ping_server_config ! debugtrace qcom,debugtrace debugtools tms_diag qcom,tms_diag eic qcom,eic Z version_tbl qcom,image_version_tbl_idx services tuna dynamic_heap qcom,dynamic_heap client_id_config client_id_00 DYNAMIC_MEM_CLIENT_ID_SENSOR client_id_01 DYNAMIC_MEM_CLIENT_ID_TEST power qdsp_pm pd qcom,pd-audio-process diag qcom,audio_user_diagcfg diagcfg_cmd & g 6 i I = g diagcfg_param
" 6 P e 2 3 I b | AUDIO_ISLAND_TCM_PHYSPOOL QSH_ISLAND_POOL __symbols__ /soc /sw model compatible #address-cells #size-cells proc-name chip-info phandle reg base_port num_ports test_config test_bool1 test_bool2 test_ver test_uint8_list test_uint16 test_uint32 test_uint32_list test_uint64 test_string test_uint8 test_uint8_list_empty test_uint16_list test_uint16_list_empty test_uint32_list_empty test_uint64_list test_uint64_list_empty reg_alt reg-names PD_indicator test_oem_entry service_id instance_id qdss_service_id image_id eic_crash_enable eic_crash_type eic_crash_delay image_idx client_name client_id QDI_QDSP_PM_USER_ID diag_test_cmd_f diag_v2_test_cmd_f diag_legacy_health_count_base diag_ulogdiag_processor_id diag_subsys_id_base diag_lsm_cmd_reg_test_base diag_get_set_drain_param diag_f3_trace_set_config diag_health_stats_base diag_err_ulog_size diag_debug_ulog_size diag_qdss_ulog_size diag_logtracker_ulog_size diag_event_timer_len diag_event_rpt_pkt_len_size diag_event_rpt_pkt_size diag_event_send_max diag_multipd_buf_size diag_multipd_event_heap_size diag_send_buf_size_data_userpd diag_lsm_stack_size diag_stress_task_sleep_complete diag_deferrable_timer diag_deferrable_timer_ex diag_msg_fmt_str_arg_size diag_uimage_mpd_buf_size diag_uimage_f3_trace_buf_size diag_uimage_pool diag_uimage_test_pool soc sw
8 ( ; qcom,kaanapali qcom,kaanapali board-id default_process % 0 model compatible proc-name chip-info board-info is-overlay h
S VU 43 ,ylKtÙAz$_\hb?)j܆X{xx(bc ښ0el
9֭-,Ǡ 0f1 M (?zJ D NQKF}RJ{̀l+ xsQ1 LKoͅՒ%KSi)x&`W`ݝ͍ ?
6xg!țzM$W"bo0m0 U #0wDM2@tXϙL0 U 0 0 U 0U % 0
+0 U VM_9ɋ6̯SX80
*H=i 0f1 N壟cGĆs \E9M\Ę_B,ߑ1 б fNM4O1Kf;FlĚqb0 U wDM2@tXϙL0U 0 0 U 0
*H=i 0f1 _H9<} ͣb:v࣮^6+<[ 61 ftWzcvž$ֱ(9 @ n)f>F߲400N0
*H=01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0
160321215211Z
360316215211Z01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0v0*H=+ "b 3x~
ҩ/פ{Pyjh`7_줎j^K1o$lTg ]ء[SQq6 /PZoT:ާ%i1>}`<0:0 U oq' s ֟>qb0 U 00 U 0
*H=h 0e0u(C9uT(&\L GaT),$ W