Warning: file_get_contents(https://raw.githubusercontent.com/Den1xxx/Filemanager/master/languages/ru.json): failed to open stream: HTTP request failed! HTTP/1.1 404 Not Found
in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 88
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 215
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 216
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 217
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 218
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 219
Warning: Cannot modify header information - headers already sent by (output started at /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php:88) in /home/afelisqd/cppseducation.sc.tz/admin/images/photos/17587263121019776732_admin-dbb.php on line 220
ELF ( 4 4 8 8
8 n ( , nX qcom,kaanapali qcom,kaanapali board-id # ,default_process-kaanapali-1.0-cdsp 6 soc @ clock-controller@100000 % qcom,gcc-kaanapali qcom,cc-kaanapali H 0 @ P ` p / B / B LGCC_GPLL0_CM_PLL_TAYCAN_COMMON GCC_GPLL1_CM_PLL_TAYCAN_COMMON GCC_GPLL2_CM_PLL_TAYCAN_COMMON GCC_GPLL3_CM_PLL_TAYCAN_COMMON GCC_GPLL4_CM_PLL_TAYCAN_COMMON GCC_GPLL5_CM_PLL_TAYCAN_COMMON GCC_GPLL6_CM_PLL_TAYCAN_COMMON GCC_GPLL7_CM_PLL_TAYCAN_COMMON GCC_GPLL8_CM_PLL_TAYCAN_COMMON GCC_GPLL9_CM_PLL_TAYCAN_COMMON GCC_GPLL10_CM_PLL_TAYCAN_COMMON GCC_GPLL11_CM_PLL_TAYCAN_COMMON GCC_JBIST_CM_PLL_JBIST4_COMMON GCC_AHB2PHY_SWMAN GCC_AHB2PHY_BROADCAST_SWMAN GCC_CLK_CTL_REG GCC_RPU_RPUQ11_200_CL36L12_LE GCC_RPU_XPU4 V @ clock-controller@221c8000 + qcom,turing_cc-kaanapali qcom,cc-kaanapali P H" & & & & & 0 & @ & @ &4 &4 ^ LFUSE_CONTROLLER_SW_RANGE4 TURING_CC_PLL TURING_CORE0_CORE0_CM_PLL_TAYCAN_COMMON TURING_CORE1_CORE1_CM_PLL_TAYCAN_COMMON TURING_CORE2_CORE2_CM_PLL_TAYCAN_COMMON TURING_CORE3_CORE3_CM_PLL_TAYCAN_COMMON TURING_CORE4_CORE4_CM_PLL_TAYCAN_COMMON TURING_CC_REG TURING_QDSP6SS_PLL_PLL_CM_PLL_TAYCAN_COMMON TURING_QDSP6SS_MXU_PLL_MXU_PLL_CM_PLL_TAYCAN_COMMON V @ clock-controller@26340000 . qcom,turing_q6_cc-kaanapali qcom,cc-kaanapali H&4 &4@ @ &5 } LTURING_QDSP6SS_PLL_PLL_CM_PLL_TAYCAN_COMMON TURING_QDSP6SS_Q6V81NA_2_CC_REG TURING_QDSP6SS_QDSP6_QDSP6_Q6V81NA_2_ACD_MND_DCC V @
clock-controller@26348000 2 qcom,turing_q6_hmx_cc-kaanapali qcom,cc-kaanapali ( H&4 &4 &4 &4 @ &5 LTURING_QDSP6SS_MXU_PLL_MXU_PLL_CM_PLL_TAYCAN_COMMON TURING_QDSP6SS_MXU_CC_MXU_CC_AHB2PHY_SWMAN TURING_QDSP6SS_MXU_CC_MXU_CC_AHB2PHY_BROADCAST_SWMAN TURING_QDSP6SS_MXU_CC_MXU_CC_Q6V81NA_2_HMX_CC_REG TURING_QDSP6SS_QDSP6_MXU_QDSP6_MXU_Q6V81NA_2_ACD_MND_DCC V @ ipcc
qcom,ipcc ipcc@1105000 qcom,ipcc-protocol H c jMPROC x D ! " # : ; - . 9 @ ipcc@11c2000 qcom,ipcc-protocol H c jCOMPUTE_L0 x $ D ! " #
/ 9 - . @
ipcc@1282000 qcom,ipcc-protocol H c jCOMPUTE_L1 x % D ! " #
/ 9 - . @ ipcc@1342000 qcom,ipcc-protocol H c jPERIPH x & (
! " # - @ ipcc@1402000 qcom,ipcc-protocol H c jFENCE x ' d ! " #
/ 9 - . @ ipcc_legacy@26388004 H&8 @ ipcc_legacy_cvp qcom,ipcc-legacy c
timetick timer@263a2000 qcom,timetick H&: SystemTimer $ @ timer@263a3000 qcom,timetick H&:0 WakeUpTimer $ @ pinctrl@f100000 $ qcom,kaanapali-pinctrl qcom,pinctrl H / @ 2 3 ; } Ksummary directconn0 directconn1 [ nGPIOINTCDSP @ vdd_mxa qcom,rpmh-arc-regulator /vcs/vdd_mxa /vcs/vdd_mx mx.lvl @ vdd_mxc qcom,rpmh-arc-regulator
/vcs/vdd_mxc mxc.lvl @ vdd_cx qcom,rpmh-arc-regulator /vcs/vdd_cx cx.lvl @ vdd_nsp qcom,rpmh-arc-regulator
/vcs/vdd_nsp nsp.lvl @ vdd_nsp2 qcom,rpmh-arc-regulator /vcs/vdd_nsp2 nsp2.lvl @ smem
qcom,smem
CORE_TOP_CSR - 7 0 J
@
@ smp2p qcom,smp2p proc-info X ` g smp2p-interrupts intr-01 s i x intr-02 s i x glink qcom,glink 0 | proc-info xport-smem-config edge-01 @ N edge-02 @ N xport-qmp-config edge-01 aop_cdsp # ipc_router qcom,ipc_router proc-info 6cdsp
devcfg-glink-xals edge-01 @SMEM Japss TIPCRTR \ d m x edge-02 @SMEM Jlpass TIPCRTR \ d m x cxstmtrace@16000000 qcom,stmtrace H x cxstmcfg@10002000 qcom,stmcfg H cxetb@11305000 qcom,tmc H0P tpdm@11181000
qcom,tpdm H tpdm_32 tpdm@11182000
qcom,tpdm H tpdm_58 tpdm@11185000
qcom,tpdm HP tpdm_26 tpdm@11186000
qcom,tpdm H` tpdm_20 qdss $ &0 &0 &< L&< &
@L&
@ &0 funnel@10041000
qcom,tfunnel H @ funnel@11304000
qcom,tfunnel H0@ @ tpda@11188000
qcom,tpda H
null_tpda null_funnel @ systemcache@31800000 qcom,systemcache 0 H1 1 2 2 4 4 S Lllcc0_base llcc1_base llcc2_base llcc3_base llcc_bcast_or_base llcc_bcast_and_base @ / < @ hwlock@1f40000 qcom,hwlock H J @ kernel_test_devices@0 H interrupt-controller@10140000 test,interrupt-control H X m @ device1@f101000 qcom,test,singleton ~Device region mapping with name H device1 Ltest_reg_singleton ] Kint1 device2@1011000 qcom,test,singleton ! ~Device region mapping with index device2 H ^ Kint2 device3@0 qcom,test,singleton ~Device with no region mapping device3 H _ Kint3 device4@1 qcom,test,not_compatible ~Device not compatible device4 H `
Kzero int4 device5@1010000 qcom,test,non_singleton ~Device region mapping with name H device5 Ltest_reg_non_singleton ipclite נ sw @ core boot cpt_boot_test ` test1 ϥ * My Secret Message, Please keep it secret! test2 test_types U
1U#4 B 4VxeC! Y ( p穣4VxܺvT2 test_pic_3 qcom,pic test_uart1
qcom,uart Lbase rx tx test_uart2
qcom,uart PD_Access_control OEM_Flavor_Validation mproc qmi qcsi qcom,qmi_qcsi_user_pd_config qmi_qcsi_ping_server_config @ debugtrace qcom,debugtrace
debugtools eic qcom,eic Z version_tbl qcom,image_version_tbl_idx err_qdi
qcom,err_qdi P 2 H
pd_mon quest_process qcom,pd_mon_user_process_config U j quest_process quest_pd pd_mon_restart qcom,pd_mon_restart rcinit qcom,rcinit_cfg rcinit_config_spinor d u0 5 Q m rcinit_config !4 5 Q m tms_diag qcom,tms_diag ` systemcache qcom,systemcache-sw # @ 4
" ' W < D
kam-systemcache qcom,systemcache-sw # @ 4
" W < D
diag qcom,cdsp_core_diagcfg diagcfg_cmd O b0 }
$ $ $ $ $ $ +$
H$ e$ $ $ $ $ $ $
$!
.$#
G$$
[$%
u$&
$'
$(
$) diagcfg_param
0 D X p
* ? 2 S h @
&
E <
`
K # ; M m # C _ w @ < 4Z P diagcfg_early_log n _ diagcfg_f3_trace qdsp_pm config qcom,config_data
4 l2ConfigRegRange @ I lpassRegRange @ I cores-array core0 R e Y c v core1 R } Y c v core2 R ~ Y c v < core3 R u Y c v core4 R Y c v 4 core5 R Y c v core6 R Y c v 9 core7 R Y c v : core8 R Y c v ; memories-array memory0 Y clocks-array clock0 /clk/cpu Y clock1 turing_cc_q6ss_axis2_clk Y clock2 turing_cc_vapss_axi_clk Y clock3 turing_cc_tcms_clk Y clock4 ! turing_cc_turing_wrapper_aon_clk Y clock5 - turing_cc_turing_wrapper_bus_timeout_aon_clk Y clock6 ' turing_cc_q6ss_ahbs_aon_clk Y clock7 * turing_cc_vapss_ahbs_aon_clk Y clock8 ! turing_cc_vapss_ahbs_timeout_clk Y clock9 ! turing_cc_dma_ahbs_clk Y clock10 " turing_cc_vapss_vma_ahbs_clk Y clock11 / turing_cc_nspnoc_clk Y clock12 0 turing_cc_nspnoc_ahbs_clk Y clock14 3 turing_cc_ceng_ahbs_clk Y clock15 F turing_cc_nspaux_xo_clk Y clock16 E turing_cc_vapss_xo_clk Y clock17 8 turing_cc_vapss_hcp_ahbs_clk Y clock18 9 turing_cc_vapss_fint_prog_clk Y clock19 : turing_cc_vapss_hcp0_clk Y clock20 ; turing_cc_vapss_hcp1_clk Y clock21 = turing_cc_vapss_mvr_prog_clk Y clock22 > turing_cc_ubwcd_nspnoc_clk Y clock23 b turing_cc_vapss_vma_clk Y clock24 c turing_cc_dma_clk Y clock25 p turing_cc_vapss_fint_clk Y clock26 q turing_cc_vapss_hcp_clk Y clock27 s ! turing_q6_hmx_cc_mxu_cc_core_clk Y clock28 u turing_cc_ubwcd_clk Y clock29 v turing_cc_vapss_mvr_clk Y clock30 # turing_cc_ubwcd_ahbs_clk Y clock31 I turing_cc_vapss_hcp_mdc_clk Y clock32 L turing_cc_vapss_hcp_msf_clk Y clock33 K turing_cc_ubwcd_msf_clk Y clock34 M turing_cc_vapss_vma_msf_clk Y clock35 N turing_cc_ubwcd_ipnoc_clk Y clock36 O turing_cc_dma_msf_ubwcdip1_clk Y clock37 P turing_cc_dma_msf_tcms_clk Y busport-array busPort0 E busPort1 E @ busPort2 E M busPort3 E O busPort4 E > Z busPort5 E busPort6 E % & busPort7 E 3 & busPort8 E 9 9 : I q & busPort9 E > ' & busPort10 E : N K & e busPort11 E ; ; = I L q & e busPort12 E < N P & e extroute-array extBusRoute0 2 = % extBusRoute1 2 = % extBusRoute2 2 = % extBusRoute3 2 = % extBusRoute4 2 = % mipsroute-array mipsBwRoute0 2 = % pwrDomain-array pwrDomain0 Y G U c u pwrDomain1 Y G/core/cpu/latency U c u pwrDomain2 Y GVCS U c u pwrDomain3 Y Gturing_cc_vapss_gdsc U c u pwrDomain4 Y GHMX U c u features-array feature0 P O feature1 O feature2 O feature3 O feature4 O feature5 O feature6 O feature7 O feature8 O feature9 O feature10 5 O feature11 / O feature12 O feature13 O feature14 $=X O feature15 O ' feature16 O feature17 O feature18 O feature19 O feature20 O feature21 O feature22 O feature23 O feature24 O feature25 O feature26 O feature27 O feature28 O feature29 O feature30 O feature31 O feature32 O feature33 O feature34 O feature35 O feature36 O feature37 O dal qcom,dal limits bcl_mitigation_rules qcom,limits_mitigation_rules llm_bcl_cfg llm_bcl_cfg_0
llm_bcl_cfg_1
( __symbols__ /soc /soc/clock-controller@100000 /soc/clock-controller@221c8000 '/soc/clock-controller@26340000 4/soc/clock-controller@26348000 E/soc/ipcc/ipcc@1105000 P/soc/ipcc/ipcc@11c2000 `/soc/ipcc/ipcc@1282000 p/soc/ipcc/ipcc@1342000 |/soc/ipcc/ipcc@1402000 /soc/ipcc_legacy@26388004 /soc/timetick/timer@263a2000 /soc/timetick/timer@263a3000 /soc/pinctrl@f100000
/soc/vdd_mxa
/soc/vdd_mxc /soc/vdd_cx
/soc/vdd_nsp /soc/vdd_nsp2 /soc/funnel@10041000 /soc/funnel@11304000 /soc/tpda@11188000 /soc/systemcache@31800000 /soc/hwlock@1f40000 9 $/soc/kernel_test_devices@0/interrupt-controller@10140000 )/sw model compatible #address-cells #size-cells proc-name chip-info phandle reg reg-names #clock-cells client protocol-name protocol-idx interrupt-parent interrupts #signals client-mapping offset out-mask timer-name timer-freq timer-num timer-interrupt ngpios width id egpio qcom,strongpull gpio-controller #gpio-cells interrupt-types interrupt-names summary-targetproc global-ctxt-name regulator-name regulator-min-microvolt regulator-max-microvolt regulator-init-microvolt qcom,resource-name qcom,all-pd-regulator qcom,lpr-enable qcom,drv-id core-top-csr-str tcsr-base mutex-offsets-data wonce-offsets host-id fflags max-entries dest irq supported-hosts host remote-host fifo-size mtu-size irq-out qos-max-rate channel-name mailbox-area-size-bytes master-mailbox-size-bytes max-tx-pending-items is-master mailbox-desc-start host-name transport remote-ss ch-name options priority stack-size intents base_port num_ports atid sync_period tpdm_name tpda tpda_port dataset cmb_size dbg_regs pwrdbg_ctrl_reg port_stm tpda_name port_occupied_mask tpda_funnel_name llcc-common-reg llcc-lcp-reg partial-cache #hwlock-cells interrupt-controller #interrupt-cells message memory config test_config test_bool1 test_bool2 test_ver test_uint8_list test_uint16 test_uint32 test_uint32_list test_uint64 test_string test_uint8 test_uint8_list_empty test_uint16_list test_uint16_list_empty test_uint32_list_empty test_uint64_list test_uint64_list_empty reg_alt PD_indicator test_oem_entry service_id instance_id qdss_service_id eic_crash_enable eic_crash_type eic_crash_delay image_idx pd_timeout_exit_msec threshold_timeout_sec num_pdrs_log pd_binary_local_path pd_binary_remote_path pd_name pd_mon_install_attr pd_mon_image_sw_id subdomain_name pd_mon_restart_enable pd_mon_dump_disable rcinit_term_err_fatal_enable rcinit_term_timeout rcinit_term_timeout_group_0 rcinit_term_timeout_group_1 rcinit_term_timeout_group_2 rcinit_term_timeout_group_3 rcinit_term_timeout_group_4 rcinit_term_timeout_group_5 rcinit_term_timeout_group_6 rcinit_term_timeout_group_7 rcinit_term_latency_enable image_id llccs scid-mapping-reg clients hwlocks hwlock-ids diag_cmd_request_f diag_dcm_cmd_reg_test_base diag_ulogdiag_processor_id diag_subsys_id_base diag_stress_test_loopback diag_start_stress_test_f diag_get_cmd_reg_tbl diag_legacy_health_count_base diag_get_max_req_pkt_len diag_delay_health_count_base diag_flow_control_count_base diag_subsys_mask_retrieval_base diag_f3_trace_set_config diag_tx_mode_config diag_get_time_api diag_stress_test_delayed_rsp diag_uimage_health_stats diag_start_stress_test_adv_f diag_health_stats_base diag_get_set_drain_param diag_set_drain_prop diag_health_report_config diag_get_set_client_settings diag_lock_buffer_api diag_query_enable diag_get_drop_per diag_instance_id_base diag_err_ulog_size diag_debug_ulog_size diag_cmd_ulog_size diag_data_ulog_size diag_qdss_ulog_size diag_ctrl_ulog_size diag_listener_ulog_size diag_sendbuf_dbg_ulog_size diag_mpd_drain_timer_len diag_mpd_buf_commit_thresh_per diag_mpd_buf_drain_thresh_per diag_event_timer_len diag_event_rpt_pkt_len_size diag_event_rpt_pkt_size diag_drain_timer_len diag_event_send_max diag_event_heap_size diag_ctrl_send_buf_size diag_ctrl_read_buf_size diag_cmd_read_buf_size diag_event_sec_heap_size diag_dci_read_buf_size diag_rsp_heap_size diag_heap_size diag_f3_trace_buf_size diag_buf_size diag_rsp_alloc_retry_timer_len diag_mask_notify_timer_len diag_tx_sleep_threshold_default diag_tx_sleep_time_default diag_core_pd_drain_threshold diag_sio_timeout_timer_len diag_cmd_read_tout_timer_len diag_max_active_listeners diag_many_drain_per_mark diag_few_drain_per_mark diag_hdlc_pad_len diag_stress_task_sleep_complete diag_buf_commit_threshold diag_buffer_default_lock_state diag_deferrable_timer diag_deferrable_timer_ex diag_send_data_buf_size_max diag_min_send_data_size diag_msg_fmt_str_arg_size diag_event_rpt_pkt_len_size_nrt diag_event_rpt_pkt_size_nrt diag_event_send_max_nrt diag_event_timer_len_nrt diag_tx_sleep_threshold_nrt diag_tx_sleep_time_nrt diag_drain_timer_len_nrt diagbuf_commit_threshold_nrt diag_mpd_commit_thresh_nrt_per diag_uimage_drain_timer_len diag_uimage_buf_high_per_wm diag_uimage_f3_trace_buf_size diag_early_log_control diag_early_log_mask diag_early_event_mask diag_early_message_mask diag_f3_trace_control diag_f3_trace_detail_mask diag_f3_trace_version THREAD_NUMBER OVERHANG_VOTE_TIMEOUT_MS DEBUG_LEVEL baseAddr physAddr coreId pwrDomain coreClockInstances masterBusPortInstances slaveBusPortInstances numInstances memId clkId clkType clkCntlType clkName clkSrcId memoryId portConnection busClk regProgClocks icbarbMaster accessPort icbarbSlave masterPort slavePort pwrDomainName pwrDomainType intrReinitTrigger intrReinitDone securityClocks min GlbCtxtHWMutexNumber num_llms mitigation_percent_lvl0 mitigation_percent_lvl1 mitigation_percent_lvl2 mitigation_percent_lvl3 soc gcc turing_cc turing_q6_cc turing_q6_hmx_cc ipcc_mproc ipcc_compute_l0 ipcc_compute_l1 ipcc_periph ipcc_fence ipcc_legacy SystemTimer WakeUpTimer tlmm vdd_mxa vdd_mxc vdd_cx vdd_nsp vdd_nsp2 in_fun0_in_fun0_cxatbfunnel aoss_apb_fun0 null_tpda systemcache0 tcsr_mutex intc sw h
R VU Yа"&&A>&S݅ʜds)P8 6L7^(P+СthEM"
ss5_ǰ'f 0f1 5sQx=^N I-D[=2K1 ֿ>!Xi>\e}힠/dh#1u&ѱ&z00:0
*H=01 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U
QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0
260401120405Z
460327120405Z0f1 0 UUS10U
California10USecTools Test User10U
SecTools10U San Diego0v0*H=+ "b CpxPV5w K,*"Ml~ui]kp! iu@eWR&|#,EZ`S'8FQLo0m0 U #0wDM2@tXϙL0 U 0 0 U 0U % 0
+0 U ='K>țNHt50
*H=g 0d0TTg_4Ϥ+T b1uRc--eh3 E0,"O'z<~f =zm(i]"Wg'&].Js100u0
*H=01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0
160321215215Z
360316215215Z01 0 UUS1,0*U#SECTOOLS SECP384R1 CURVE TEST ROOT010U San Diego10U
QUALCOMM10U CDMA Technologies1200U )General Use Test Key 0 (for testing only)0v0*H=+ "b T} I%O[Hp ] f{I/C#9g@qKx?jEyAsԜh'$,H
peypyP5`0^0 U #0oq' s ֟>qb0 U wDM2@tXϙL0U 0 0 U 0
*H=i 0f1 _H9<} ͣb:v࣮^6+<[ 61 ftWzcvž$ֱ(9 @ n)f>F߲400N0
*H=01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0
160321215211Z
360316215211Z01 0 UUS1+0)U"SECTOOLS SECP384R1 CURVE TEST ROOT10U San Diego10U
QUALCOMM10U CDMA Technologies100.U 'General Use Test Key (for testing only)0v0*H=+ "b 3x~
ҩ/פ{Pyjh`7_줎j^K1o$lTg ]ء[SQq6 /PZoT:ާ%i1>}`<0:0 U oq' s ֟>qb0 U 00 U 0
*H=h 0e0u(C9uT(&\L GaT),$ W